Α PRESENT Lightweight Algorithm High-Level SystemC Modeling using AOP Approach
Received: 17 July 2024 | Revised: 31 July 2024 | Accepted: 11 August 2024 | Online: 9 October 2024
Corresponding author: Hassen Mestiri
Abstract
The increasing complexity of the PRESENT algorithm necessitates a fast modeling and simulation security environment, which is achieved using the SystemC language at the Electronic System Level (ESL), enhancing the speed of cryptographic models. This allows efficient verification of the security properties and performance of the PRESENT algorithm, ensuring robustness against potential attacks. Additionally, the use of SystemC in ESL facilitates easier integration with other hardware components for a more comprehensive security analysis. However, including SystemC in security simulations necessitates modifying the existing code, hence increasing the complexity of the modeling process. Without requiring any code modifications, Aspect Oriented Programming (AOP) can be used for security simulation and cryptographic modeling. This study presents a novel PRESENT SystemC model that incorporates the AOP approach. The model is evaluated in a functional verification environment. The model is constructed using AspectC++ as an AOP language. The simulation results indicate that the effectiveness of the model and the incorporation of the AOP method have negligible effects on the simulation duration or the size of the executable file. The model architecture is based on interlacing all the components.
Keywords:
PRESENT block cipher, AOP, SystemC, high-level modeling, cryptographyDownloads
References
H. Mestiri and I. Barraj, "High-Speed Hardware Architecture Based on Error Detection for KECCAK," Micromachines, vol. 14, no. 6, Jun. 2023, Art. no. 1129.
X. Yang, L. Shu, Y. Liu, G. P. Hancke, M. A. Ferrag, and K. Huang, "Physical Security and Safety of IoT Equipment: A Survey of Recent Advances and Opportunities," IEEE Transactions on Industrial Informatics, vol. 18, no. 7, pp. 4319–4330, Jul. 2022.
H. Mestiri, I. Barraj, A. Alsir Mohamed, and M. Machhout, "An Efficient AES 32-Bit Architecture Resistant to Fault Attacks," Computers, Materials & Continua, vol. 70, no. 2, pp. 3667–3683, 2022.
F. Thabit, O. Can, A. O. Aljahdali, G. H. Al-Gaphari, and H. A. Alkhzaimi, "Cryptography Algorithms for Enhancing IoT Security," Internet of Things, vol. 22, Jul. 2023, Art. no. 100759.
I. Salam, T. H. Ooi, L. Xue, W. C. Yau, J. Pieprzyk, and R. C. W. Phan, "Random Differential Fault Attacks on the Lightweight Authenticated Encryption Stream Cipher Grain-128AEAD," IEEE Access, vol. 9, pp. 72568–72586, 2021.
T. De Cnudde and S. Nikova, "Securing the PRESENT Block Cipher Against Combined Side-Channel Analysis and Fault Attacks," IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 25, no. 12, pp. 3291–3301, Sep. 2017.
H. Mestiri, N. Benhadjyoussef, and M. Machhout, "Fault Attacks Resistant AES Hardware Implementation," in 2019 IEEE International Conference on Design & Test of Integrated Micro & Nano-Systems (DTS), Gammarth, Tunisia, Apr. 2019, pp. 1–6.
V. A. Thakor, M. A. Razzaque, and M. R. A. Khandaker, "Lightweight Cryptography Algorithms for Resource-Constrained IoT Devices: A Review, Comparison and Research Opportunities," IEEE Access, vol. 9, pp. 28177–28193, 2021.
T. K. Goyal, V. Sahula, and D. Kumawat, "Energy Efficient Lightweight Cryptography Algorithms for IoT Devices," IETE Journal of Research, vol. 68, no. 3, pp. 1722–1735, May 2022.
H. Mestiri, I. Barraj, and M. Machhout, "An AOP-Based Security Verification Environment for KECCAK Hash Algorithm," Computers, Materials & Continua, vol. 73, no. 2, pp. 4051–4066, 2022.
X. Zheng, J. Wu, X. Lin, H. Gao, S. Cai, and X. Xiong, "Hardware/Software Co-Design of Cryptographic SoC Based on RISC-V Virtual Prototype," IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 70, no. 9, pp. 3624–3628, Sep. 2023.
N. Veeranna and B. C. Schafer, "S3CBench: Synthesizable Security SystemC Benchmarks for High-Level Synthesis," Journal of Hardware and Systems Security, vol. 1, no. 2, pp. 103–113, Jun. 2017.
H. Mestiri, I. Barraj, M. Bedoui, and M. Machhout, "An ASCON AOP-SystemC Environment for Security Fault Analysis," Symmetry, vol. 16, no. 3, Mar. 2024, Art. no. 348.
A. Baksi, S. Bhasin, J. Breier, D. Jap, and D. Saha, "A Survey on Fault Attacks on Symmetric Key Cryptosystems," ACM Computing Surveys, vol. 55, no. 4, Aug. 2022, Art. no. 86.
A. Chattopadhyay and U. Mitra, "Security Against False Data-Injection Attack in Cyber-Physical Systems," IEEE Transactions on Control of Network Systems, vol. 7, no. 2, pp. 1015–1027, Jun. 2020.
M. M. N. Aboelwafa, K. G. Seddik, M. H. Eldefrawy, Y. Gadallah, and M. Gidlund, "A Machine-Learning-Based Technique for False Data Injection Attacks Detection in Industrial IoT," IEEE Internet of Things Journal, vol. 7, no. 9, pp. 8462–8471, Sep. 2020.
R. Chatterjee and R. Chakraborty, "A Modified Lightweight PRESENT Cipher For IoT Security," in 2020 International Conference on Computer Science, Engineering and Applications (ICCSEA), Gunupur, India, Mar. 2020, pp. 1–6.
S. Mohite, A. Sarda, and S. D. Joshi, "Analysis of System Requirements by Aspects-J Methodology," in 2021 International Conference on Computing, Communication and Green Engineering (CCGE), Pune, India, Sep. 2021, pp. 1–6.
M. Ramalingam, D. Saranya, R. ShankarRam, P. Chinnasamy, K. Ramprathap, and A. Kalaiarasi, "An Automated Framework For Dynamic Web Information Retrieval Using Deep Learning," in 2022 International Conference on Computer Communication and Informatics (ICCCI), Coimbatore, India, Jan. 2022, pp. 1–6.
R. Jain, R. Agrawal, R. Gupta, R. K. Jain, N. Kapil, and A. Saxena, "Detection of Memory Leaks in C/C++," in 2020 IEEE International Students’ Conference on Electrical,Electronics and Computer Science (SCEECS), Bhopal, India, Feb. 2020, pp. 1–6.
E. Yoshiya, T. Nakanishi, and T. Isshiki, "RTL Design Framework for Embedded Processor by using C++ Description," in 2021 Design, Automation & Test in Europe Conference & Exhibition (DATE), Grenoble, France, Feb. 2021, pp. 1208–1211.
H. Mestiri, I. Barraj, and M. Machhout, "AES High-Level SystemC Modeling using Aspect Oriented Programming Approach," Engineering, Technology & Applied Science Research, vol. 11, no. 1, pp. 6719–6723, Feb. 2021.
G. Biagetti, L. Falaschetti, P. Crippa, M. Alessandrini, and C. Turchetti, "Open-Source HW/SW Co-Simulation Using QEMU and GHDL for VHDL-Based SoC Design," Electronics, vol. 12, no. 18, Jan. 2023, Art. no. 3986.
P. Pieper, V. Herdt, and R. Drechsler, "Advanced Embedded System Modeling and Simulation in an Open Source RISC-V Virtual Prototype," Journal of Low Power Electronics and Applications, vol. 12, no. 4, Dec. 2022, Art. no. 52.
K. Bjerge, J. H. Schougaard, and D. E. Larsen, "A scalable and efficient convolutional neural network accelerator using HLS for a system-on-chip design," Microprocessors and Microsystems, vol. 87, Nov. 2021, Art. no. 104363.
Downloads
How to Cite
License
Copyright (c) 2024 Hassen Mestiri, Imen Barraj, Taoufik Saidani, Mohsen Machhout
This work is licensed under a Creative Commons Attribution 4.0 International License.
Authors who publish with this journal agree to the following terms:
- Authors retain the copyright and grant the journal the right of first publication with the work simultaneously licensed under a Creative Commons Attribution License that allows others to share the work with an acknowledgement of the work's authorship and initial publication in this journal.
- Authors are able to enter into separate, additional contractual arrangements for the non-exclusive distribution of the journal's published version of the work (e.g., post it to an institutional repository or publish it in a book), with an acknowledgement of its initial publication in this journal.
- Authors are permitted and encouraged to post their work online (e.g., in institutional repositories or on their website) after its publication in ETASR with an acknowledgement of its initial publication in this journal.
