Efficient Hardware Accelerator and Implementation of JPEG 2000 MQ Decoder Architecture

Authors

  • Layla Horrigue Electronics and Micro-Electronics Laboratory, Faculty of Sciences, Monastir University, Tunisia
  • Refka Ghodhbani Department of Computer Sciences, Faculty of Computing and Information Technology, Northern Border University, Saudi Arabia
  • Albia Maqbool Department of Computer Sciences, Faculty of Computing and Information Technology, Northern Border University, Saudi Arabia
  • Eman H. Abd-Elkawy Department of Computer Sciences, Faculty of Computing and Information Technology, Northern Border University, Saudi Arabia | Department of Mathematics and Computer Science, Faculty of Science, Beni-Suef University, Egypt
  • Jihane Ben Slimane Department of Computer Sciences, Faculty of Computing and Information Technology, Northern Border University, Saudi Arabia
  • Taoufik Saidani Department of Computer Sciences, Faculty of Computing and Information Technology, Northern Border University, Saudi Arabia
  • Faheed A. F. Alrslani Department of Information Technology, Faculty of Computing and Information Technology, Northern Border University, Saudi Arabia
  • Amjad A. Alsuwaylimi Department of Information Technology, College of Computing and Information Technology, Northern Border University, Saudi Arabia
  • Marouan Kouki Department of Information Systems, Faculty of Computing and Information Technology, Northern Border University, Saudi Arabia
  • Amani Kachoukh Department of Information Systems Faculty of Computing and Information Technology, Northern Border University, Saudi Arabia
Volume: 14 | Issue: 2 | Pages: 13463-13469 | April 2024 | https://doi.org/10.48084/etasr.7065

Abstract

Due to the extensive use of multimedia technologies, there is a pressing need for advancements and enhanced efficiency in picture compression. JPEG 2000 standard aims to meet the needs for encoding still pictures. JPEG 2000 is an internationally recognized standard for compressing still images. It provides a wide range of features and offers superior compression ratios and interesting possibilities when compared to traditional JPEG approaches. Nevertheless, the MQ decoder in the JPEG 2000 standard presents a substantial obstacle for real-time applications. In order to fulfill the demands of real-time processing, it is imperative to meticulously devise a high-speed MQ decoder architecture. This work presents a novel MQ decoder architecture that is both high-speed and area-efficient, making it comparable to previous designs and well-suited for chip implementation. The design is implemented using the VHDL hardware description language and is synthesized with Xilinx ISE 14.7 and Vivado 2015.1. The implementation findings show that the design functions at a frequency of 438.5 MHz on Virtex-6 and 757.5 MHz on Zync7000. For these particular frequencies, the calculated frame rate is 63.1 frames per second.

Keywords:

JPEG2000, MQ decoder, FPGA, EBCOT, implementation

Downloads

Download data is not yet available.

References

JPEG 2000 Part I: Final Draft International Standard (ISO/IECFDIS15444-1). ISO/IEC JTC1/SC29/WG1 N1855, 2000.

ISO/IEC JTC 1 / SC 29 /WG 1, (ITU-T SG8) Coding of Still Pictures. JBIG, 1999.

D. S. Taubman and M. W. Marcellin, JPEG2000 Image Compression Fundamentals, Standards and Practice. Boston, MA, USA: Springer US, 2002.

D. Santa-Cruz, R. Grosbois, and T. Ebrahimi, "JPEG 2000 performance evaluation and assessment," Signal Processing: Image Communication, vol. 17, no. 1, pp. 113–130, Jan. 2002.

D. Taubman, "High performance scalable image compression with EBCOT," IEEE Transactions on Image Processing, vol. 9, no. 7, pp. 1158–1170, Jul. 2000.

A. Samet, M. B. Ayed, M. Loulou, and N. Masmoudi, "Comparison between JPEG and JPEG2000 still image compression standard," in Proc. Visualization, Imaging, and Image Processing, 2002.

K. Sarawadekar and S. Banerjee, "VLSI design of memory-efficient, high-speed baseline MQ coder for JPEG 2000," Integration, vol. 45, no. 1, pp. 1–8, Jan. 2012.

D. J. Lucking, E. J. Balster, K. L. Hill, and F. A. Scarpino, "FPGA implementation of the JPEG2000 binary arithmetic (MQ) decoder," Journal of Real-Time Image Processing, vol. 8, no. 4, pp. 411–419, Dec. 2013.

O. C. Kulkarni, K. Sarawadekar, and S. Banerjee, "VLSI implementation of MQ decoder in JPEG2000," in IEEE Technology Students’ Symposium, Kharagpur, India, Jan. 2011, pp. 193–197.

A. Descampe, F.-O. Devaux, G. Rouvroy, J.-D. Legat, J.-J. Quisquater, and B. Macq, "A Flexible Hardware JPEG 2000 Decoder for Digital Cinema," IEEE Transactions on Circuits and Systems for Video Technology, vol. 16, no. 11, pp. 1397–1410, Nov. 2006.

L. Horrigue, T. Saidani, R. Ghodhbani, J. Dubois, J. Miteran, and M. Atri, "An efficient hardware implementation of MQ decoder of the JPEG2000," Microprocessors and Microsystems, vol. 38, no. 7, pp. 659–668, Oct. 2014.

S. D. Jayavathi and A. Shenbagavalli, "FPGA-based Auxiliary Minutest MQ-coder architecture of JPEG2000," Journal of Real-Time Image Processing, vol. 16, no. 5, pp. 1765–1779, Oct. 2019.

K. Liu, Y. Zhou, Y. Song Li, and J. F. Ma, "A high performance MQ encoder architecture in JPEG2000," Integration, vol. 43, no. 3, pp. 305–317, Jun. 2010.

T. Acharya and P.-S. Tsai, JPEG2000 Standard for Image Compression: Concepts, Algorithms and VLSI Architectures, 1st ed. Hoboken, NJ, USA: Wiley-Interscience, 2004.

R. Ghodhbani, T. Saidani, L. Horrigue, A. M. Algarni, and M. Alshammari, "An FPGA Accelerator for Real Time Hyperspectral Images Compression based on JPEG2000 Standard," Engineering, Technology & Applied Science Research, vol. 14, no. 2, pp. 13118–13123, Apr. 2024.

N. Ramesh Kumar, W. Xiang, and Y. Wang, "Two-Symbol FPGA Architecture for Fast Arithmetic Encoding in JPEG 2000," Journal of Signal Processing Systems, vol. 69, no. 2, pp. 213–224, Nov. 2012.

T. Saidani and R. Ghodhbani, "Hardware Acceleration of Video Edge Detection with Hight Level Synthesis on the Xilinx Zynq Platform," Engineering, Technology & Applied Science Research, vol. 12, no. 1, pp. 8007–8012, Feb. 2022.

T. Saidani, R. Ghodhbani, A. Alhomoud, A. Alshammari, H. Zayani, and M. B. Ammar, "Hardware Acceleration for Object Detection using YOLOv5 Deep Learning Algorithm on Xilinx Zynq FPGA Platform," Engineering, Technology & Applied Science Research, vol. 14, no. 1, pp. 13066–13071, Feb. 2024.

H.-H. Chen, C.-J. Lian, T.-H. Chang, and L.-G. Chen, "Analysis of EBCOT decoding algorithm and its VLSI implementation for JPEG 2000," in 2002 IEEE International Symposium on Circuits and Systems (ISCAS), Feb. 2002, vol. 4.

D. J. Lucking, E. J. Balster, K. L. Hill, and F. A. Scarpino, "FPGA implementation of the JPEG2000 binary arithmetic (MQ) decoder," Journal of Real-Time Image Processing, vol. 8, no. 4, pp. 411–419, Dec. 2013.

T. Zhu, J. Zhou, and S. Liu, "Design and implementation of JPEG2000 arithmetic decoder based on Handel-C," in 2009 3rd International Conference on Anti-counterfeiting, Security, and Identification in Communication, Hong Kong, China, Aug. 2009, pp. 505–508.

Downloads

How to Cite

[1]
L. Horrigue, “Efficient Hardware Accelerator and Implementation of JPEG 2000 MQ Decoder Architecture”, Eng. Technol. Appl. Sci. Res., vol. 14, no. 2, pp. 13463–13469, Apr. 2024.

Metrics

Abstract Views: 166
PDF Downloads: 124

Metrics Information

Most read articles by the same author(s)