A Circuit for the Square Root of the Sum of Two Squared Voltages using an IC LM311 Open Collector Comparator

K. C. Selvam

Abstract


A circuit which accepts two input dc voltages V1 and V2 and provides an output dc voltage VO equal to the square root of the sum of the two squared voltages of V1 and V2, using an LM311 open collector comparator based single quadrant time division multiplier is described in this paper.


Keywords


Generator; Comparator; Integrator; Square rooter; Adder

Full Text:

PDF

References


H. O. Modi, V. J. Kumar, P. Sankaran, “Feedback compensated synchronous and multiplier type phase sensitive detectors”, IEEE Transactions on Instrumentation and Measurement, Vol. 40, No. 3, pp. 646-649, 1991

T. E. Stern, R. M. Lerner,”A circuit for the square root of the sum of the squares”, Proceedings of the IEEE, Vol. 51, No. 4, pp. 593-596, 1963

M. Tomata, Y. Sugiyamma, K. Yamaguchi, “An electronic multiplier for accurate power measurements”, IEEE Transactions on Instrumentation and Measurement, Vol. 17, No. 4, pp. 245-251, 1968

T. S. Rathore, B. B. Bhattacharyya, “A new type of analog multiplier”, IEEE Trans on Industrial Electronics, Vol IE-31, No. 3, pp. 268-271, 1984

J. Greg Johnson, “Analysis of the modified Tomata-Sugiyama-Yamaguchi Multiplier”, IEEE Transactions on Instrumentation and Measurement, Vol. 33, No. 1, pp. 11-16, 1984

National Semiconductor Corporation, CMOS Data Book, 1982




eISSN: 1792-8036     pISSN: 2241-4487