Implementation of a Finite Impulse Response Filter using PUFs to Avoid Trojans
Received: 23 June 2023 | Revised: 15 July 2023, 5 August 2023, and 7 August 2023 | Accepted: 7 September 2023 | Online: 5 December 2023
Corresponding author: Srinivas Sabbavarapu
Abstract
In the modern era of signal processing, digital filters play an important role in real-time applications such as communication, consumer electronics, digital signal processing, audio, etc. In digital filter design, Finite Impulse Response (FIR) filters are highly preferable due to their linear phase and inherent stability. These filters benefit from being time-invariant and simple to implement with minimal computational requirements. Therefore, the hardware security of FIR filters is essential for good performance and reliable results. On the other hand, there is the possibility of hardware threats, such as tampering, reverse engineering, hardware Trojans, etc., as the design of an FIR filter involves many stages. Such hardware attacks on FIR filters can cause several problems, including performance degradation, leakage of confidential information, lack of stability, etc. This study presents the design and implementation of a Trojan-aware FIR filter using Physical Unclonable Functions (PUFs). The key feature of PUFs is that they generate a unique and unpredictable response for each given challenge. In the proposed design, PUFs were used to generate the FIR filter coefficients that are unique and unpredictable by attackers/trojans to improve security. The security of FIR with PUF was tested using ML-based challenges, and the results showed approximately 30% more reliability and consistency compared to the FIR without PUFs.
Keywords:
Finite Impulse Response (FIR) filter, hardware threats, Physical Unclonable Functions (PUF), hardware trojan, hardware securityDownloads
References
J. Y. Chen, "Transformation of VLSI technologies, systems and applications the rise of foundry and its ecosystem," in 2013 International Symposium on VLSI Technology, Systems and Application (VLSI-TSA), Hsinchu, Taiwan, Apr. 2013, pp. 1–2.
N. N. Anandakumar, S. K. Sanadhya, and M. S. Hashmi, "Design, Implementation and Analysis of Efficient Hardware-Based Security Primitives," in 2020 IFIP/IEEE 28th International Conference on Very Large Scale Integration (VLSI-SOC), Salt Lake City, UT, USA, Jul. 2020, pp. 198–199.
C. Herder, M. D. Yu, F. Koushanfar, and S. Devadas, "Physical Unclonable Functions and Applications: A Tutorial," Proceedings of the IEEE, vol. 102, no. 8, pp. 1126–1141, Dec. 2014.
S. S. Kumar, J. Guajardo, R. Maes, G.-J. Schrijen, and P. Tuyls, "Extended abstract: The butterfly PUF protecting IP on every FPGA," in 2008 IEEE International Workshop on Hardware-Oriented Security and Trust, Anaheim, CA, USA, Jun. 2008, pp. 67–70.
R. Pal, "Comparison of the design of FIR and IIR filters for a given specification and removal of phase distortion from IIR filters," in 2017 International Conference on Advances in Computing, Communication and Control (ICAC3), Mumbai, India, Sep. 2017, pp. 1–3.
L. Merani and S. L. Lu, "A self-timed approach to VLSI digital filter design," in Proceedings of IEEE Pacific Rim Conference on Communications Computers and Signal Processing, Victoria, BC, Canada, Feb. 1993, vol. 2, pp. 402–406 vol.2.
D. Yagain and K. A. Vijaya, "FIR filter design based on retiming automation using VLSI design metrics," in 2013 International Conference on Technology, Informatics, Management, Engineering and Environment, Bandung, Indonesia, Jun. 2013, pp. 17–22.
M. B. Trimale and Chilveri, "A review: FIR filter implementation," in 2017 2nd IEEE International Conference on Recent Trends in Electronics, Information & Communication Technology (RTEICT), Bangalore, India, Feb. 2017, pp. 137–141.
S. Akash, M. Ajeeth, and N. Radha, "An Efficient Implementation of FIR Filter Using High Speed Adders For Signal Processing Applications," in 2020 Second International Conference on Inventive Research in Computing Applications (ICIRCA), Coimbatore, India, Jul. 2020, pp. 1047–1051.
Y. Zhou, Y. Yan, and W. Yan, "A method to speed up VLSI hierarchical physical design in floorplanning," in 2017 IEEE 12th International Conference on ASIC (ASICON), Guiyang, China, Jul. 2017, pp. 347–350.
M. Shoaib, N. Mahammad Sk, and V. Kamakoti., "A genetic approach to gateless custom VLSI design flow," in 2007 Internatonal Conference on Microelectronics, Cairo, Egypt, Sep. 2007, pp. 403–406.
L. Wang and M. Luo, "Machine Learning Applications and Opportunities in IC Design Flow," in 2019 International Symposium on VLSI Design, Automation and Test (VLSI-DAT), Apr. 2019, pp. 1–3.
R. Jain, C. Chien, E. Cohen, and L. Ho, "Simulation and synthesis of VLSI communication systems," in Proceedings Eleventh International Conference on VLSI Design, Chennai, India, Jan. 1998, pp. 336–341.
J. Chen, J. Tan, C. H. Chang, and F. Feng, "A New Cost-Aware Sensitivity-Driven Algorithm for the Design of FIR Filters," IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 64, no. 6, pp. 1588–1598, Jun. 2017.
H. Zhao and J. Yu, "A simple and efficient design of variable fractional delay FIR filters," IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 53, no. 2, pp. 157–160, Oct. 2006.
H. Khattri, N. K. V. Mangipudi, and S. Mandujano, "HSDL: A Security Development Lifecycle for hardware technologies," in 2012 IEEE International Symposium on Hardware-Oriented Security and Trust, San Francisco, CA, USA, Jun. 2012, pp. 116–121.
W. Hu, C. H. Chang, A. Sengupta, S. Bhunia, R. Kastner, and H. Li, "An Overview of Hardware Security and Trust: Threats, Countermeasures, and Design Tools," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 40, no. 6, pp. 1010–1038, Jun. 2021.
R. S. Chakraborty, S. Narasimhan, and S. Bhunia, "Hardware Trojan: Threats and emerging solutions," in 2009 IEEE International High Level Design Validation and Test Workshop, San Francisco, CA, USA, Aug. 2009, pp. 166–171. Rajendran and M. L. Regeena, "A Novel Algorithm for Hardware Trojan Detection Through Reverse Engineering," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 41, no. 4, pp. 1154–1166, Apr. 2022.
H. Salmani, M. Tehranipoor, and J. Plusquellic, "A Novel Technique for Improving Hardware Trojan Detection and Reducing Trojan Activation Time," IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 20, no. 1, pp. 112–125, Jan. 2012.
K. Dey, M. Kule, and H. Rahaman, "PUF Based Hardware Security: A Review," in 2021 International Symposium on Devices, Circuits and Systems (ISDCS), Higashihiroshima, Japan, Mar. 2021, pp. 1–6.
B. E. Sabir, M. Youssfi, O. Bouattane, and H. Allali, "Towards a New Model to Secure IoT-based Smart Home Mobile Agents using Blockchain Technology," Engineering, Technology & Applied Science Research, vol. 10, no. 2, pp. 5441–5447, Apr. 2020.
S. V. S. Avvaru, Z. Zeng, and K. K. Parhi, "Homogeneous and Heterogeneous Feed-Forward XOR Physical Unclonable Functions," IEEE Transactions on Information Forensics and Security, vol. 15, pp. 2485–2498, 2020.
W. Liu et al., "XOR-Based Low-Cost Reconfigurable PUFs for IoT Security," ACM Transactions on Embedded Computing Systems, vol. 18, no. 3, Dec. 2019.
J. M. K. K. A. Mehdi, "A Distributed-bit SEC-DED RAM with a Self-Testing and Repairing Engine," International Journal of Performability Engineering, vol. 1, no. 1, pp. 79-88, Jul. 2005.
V. N. and K. Sambath, "Implementation of Normal Urdhva Tiryakbhayam Multiplier in VLSI," International Journal of Performability Engineering, vol. 17, no. 6, pp. 511–518, Jun. 2021.
N. Q. Luc, T. T. Nguyen, D. H. Quach, T. T. Dao, and N. T. Pham, "Building Applications and Developing Digital Signature Devices based on the Falcon Post-Quantum Digital Signature Scheme," Engineering, Technology & Applied Science Research, vol. 13, no. 2, pp. 10401–10406, Apr. 2023.
K. V. Gowreesrinivas, S. Srinivas, and P. Samundiswary, "FPGA Implementation of a Resource Efficient Vedic Multiplier using SPST Adders," Engineering, Technology & Applied Science Research, vol. 13, no. 3, pp. 10698–10702, Jun. 2023.
Downloads
How to Cite
License
Copyright (c) 2023 Balaji Naik Bukke, Kamsali Manjunathachari, Sabbavarapu Srinivas
This work is licensed under a Creative Commons Attribution 4.0 International License.
Authors who publish with this journal agree to the following terms:
- Authors retain the copyright and grant the journal the right of first publication with the work simultaneously licensed under a Creative Commons Attribution License that allows others to share the work with an acknowledgement of the work's authorship and initial publication in this journal.
- Authors are able to enter into separate, additional contractual arrangements for the non-exclusive distribution of the journal's published version of the work (e.g., post it to an institutional repository or publish it in a book), with an acknowledgement of its initial publication in this journal.
- Authors are permitted and encouraged to post their work online (e.g., in institutional repositories or on their website) after its publication in ETASR with an acknowledgement of its initial publication in this journal.
