AES High-Level SystemC Modeling using Aspect Oriented Programming Approach


  • H. Mestiri Deparment of Computer Engineering, College of Computer Engineering and Sciences, Prince Sattam Bin Abdulaziz University, Saudi Arabia | Higher Institute of Applied Science and Technology of Sousse, University of Sousse, Tunisia | Electronics and Micro-Electronics Laboratory, Faculty of Sciences of Monastir, University of Monastir, Tunisia
  • I. Barraj METS Research Group, Electrical Engineering Department, National Engineers School of Sfax, University of Sfax, Tunisia | Higher Institute of Computer Science and Multimedia of Gabes, University of Gabes, Tunisia
  • M. Machhout Electronics and Micro-Electronics Laboratory, Faculty of Sciences of Monastir, University of Monastir, Tunisia
Volume: 11 | Issue: 1 | Pages: 6719-6723 | February 2021 |


The increasing complexity of the cryptographic modeling and security simulation of the Advanced Encryption Standard (AES) necessitate fast modeling and simulation security environment. The SystemC language is used in Electronic System Level (ESL) that allows cryptographic models to achieve high security and modeling simulation speed. Yet, the use of SystemC in the security simulation requires modifications of the original code which increases the modeling complexity. The Aspect-Oriented Programming (AOP) can be used in the cryptographic modeling and security simulations without any code modification. In this paper, a new AES SystemC model using the AOP technique is presented. A functional verification environment is proposed to test the functionality of the AES SystemC AOP model, the impact of AOP on simulation time, and the size of the executable files. The design of the AES model is developed with the weaving of all modules by AspectC++ which is an AOP language. The Simulation results show the efficiency of the proposed AES model and the uses of the AOP technique do not have a significant impact on simulation time or on the size of the executable file.


security, cryptographic, AES, SystemC, AOP, high-level


Download data is not yet available.


H. Mestiri, N. Benhadjyoussef, and M. Machhout, "Fault Attacks Resistant AES Hardware Implementation," in 2019 IEEE International Conference on Design Test of Integrated Micro Nano-Systems (DTS), Gammarth-Tunis, Tunisia, Apr. 2019.

J. Zhang, N. Wu, F. Zhou, F. Ge, and X. Zhang, "Securing the AES Cryptographic Circuit Against Both Power and Fault Attacks," Journal of Electrical Engineering & Technology, vol. 14, no. 5, pp. 2171-2180, Sep. 2019.

E. S. I. Harba, "Secure Data Encryption Through a Combination of AES, RSA and HMAC," Engineering, Technology & Applied Science Research, vol. 7, no. 4, pp. 1781-1785, Aug. 2017.

A. Alamer and B. Soh, "Design and Implementation of a Statistical Testing Framework for a Lightweight Stream Cipher," Engineering, Technology & Applied Science Research, vol. 10, no. 1, pp. 5132-5141, Feb. 2020.

B. Lin and F. Xie, "SCBench: A benchmark design suite for SystemC verification and validation," in 2018 23rd Asia and South Pacific Design Automation Conference (ASP-DAC), Jeju, South Korea, Jan. 2018, pp. 440-445.

S. Aygün, L. Kouhalvandi, B. Örs, and E. O. Güneş, "Karatsuba Ofman Multiplication implementation on SystemC for Diffie-Hellman Key Exchange algorithm," in 2017 IEEE 4th International Conference on Knowledge-Based Engineering and Innovation (KBEI), Tehran, Iran, Dec. 2017, pp. 0641-0645.

U. T. Gabor, C. von Egidy, and O. Spinczyk, "Interface Injection with AspectC++ in Embedded Systems," in 2019 IEEE 19th International Symposium on High Assurance Systems Engineering (HASE), Hangzhou, China, Jan. 2019, pp. 131-138.

C. Borchert and O. Spinczyk, "Hardening an L4 Microkernel Against Soft Errors by Aspect-Oriented Programming and Whole-Program Analysis," ACM SIGOPS Operating Systems Review, vol. 49, no. 2, pp. 37-43, Jan. 2016.

N. Veeranna and B. C. Schafer, "S3CBench: Synthesizable Security SystemC Benchmarks for High-Level Synthesis," Journal of Hardware and Systems Security, vol. 1, no. 2, pp. 103-113, Jun. 2017.

J. Treus and P. Herber, "Early Analysis of Security Threats by Modeling and Simulating Power Attacks in SystemC," in 2020 IEEE 91st Vehicular Technology Conference (VTC2020-Spring), Antwerp, Belgium, May 2020, pp. 1-5.

M. Bedoui, H. Mestiri, B. Bouallegue, and M. Machhout, "A reliable fault detection scheme for the AES hardware implementation," in 2016 International Symposium on Signal, Image, Video and Communications (ISIVC), Tunis, Tunisia, Nov. 2016, pp. 47-52.

M. Bedoui, H. Mestiri, B. Bouallegue, M. Marzougui, M. Qayyum, and M. Machhout, "An improved and efficient countermeasure against fault attacks for AES," in 2017 2nd International Conference on Anti-Cyber Crimes (ICACC), Abha, Saudi Arabia, Mar. 2017, pp. 209-212.


How to Cite

H. Mestiri, I. Barraj, and M. Machhout, “AES High-Level SystemC Modeling using Aspect Oriented Programming Approach”, Eng. Technol. Appl. Sci. Res., vol. 11, no. 1, pp. 6719–6723, Feb. 2021.


Abstract Views: 546
PDF Downloads: 462

Metrics Information