Quoc DBL, Vo PL, Thien PNP, Tran L. High-Performance In-Memory XNOR Computing: A 65 nm 12T SRAM Architecture for Neural Network Acceleration. Eng. Technol. Appl. Sci. Res. [Internet]. 2025 Aug. 2 [cited 2026 Mar. 5];15(4):24930-9. Available from: https://etasr.com/index.php/ETASR/article/view/11646