Praveena N, Shylashree N. Low Power High Speed Finfet Dram Cell and 4x4 Array Design Using the Sleep Transistor Technique. Eng. Technol. Appl. Sci. Res. [Internet]. 2026 Apr. 4 [cited 2026 Apr. 20];16(2):32955-61. Available from: https://etasr.com/index.php/ETASR/article/view/15183