Anuradha, M. G., and R. Arun Kumar. “A Novel and Efficient Left-to-Right Binary Adder Architecture for Reduced Area and Power Metrics in VLSI Design”. Engineering, Technology & Applied Science Research 15, no. 3 (June 4, 2025): 22629–22635. Accessed May 2, 2026. https://etasr.com/index.php/ETASR/article/view/9840.