Anuradha, M. G., and R. Arun Kumar. “A Novel and Efficient Left-to-Right Binary Adder Architecture for Reduced Area and Power Metrics in VLSI Design”. Engineering, Technology & Applied Science Research, vol. 15, no. 3, June 2025, pp. 22629-35, doi:10.48084/etasr.9840.