Gowreesrinivas, K. V., S. Srinivas, and P. Samundiswary. “FPGA Implementation of a Resource Efficient Vedic Multiplier Using SPST Adders”. Engineering, Technology & Applied Science Research, vol. 13, no. 3, June 2023, pp. 10698-02, doi:10.48084/etasr.5797.