Praveena, N., and N. Shylashree. “Low Power High Speed Finfet Dram Cell and 4x4 Array Design Using the Sleep Transistor Technique”. Engineering, Technology & Applied Science Research, vol. 16, no. 2, Apr. 2026, pp. 32955-61, doi:10.48084/etasr.15183.