Deepika, P., and N. Shylashree. “Design of an Array Multiplier for Computation in Memory Architecture”. Engineering, Technology & Applied Science Research, vol. 15, no. 5, Oct. 2025, pp. 27285-92, doi:10.48084/etasr.11806.