M. G. Anuradha and R. Arun Kumar, “A Novel and Efficient Left-to-Right Binary Adder Architecture for reduced Area and Power Metrics in VLSI Design”, Eng. Technol. Appl. Sci. Res., vol. 15, no. 3, pp. 22629–22635, Jun. 2025.