K. V. Gowreesrinivas, S. Srinivas, and P. Samundiswary, “FPGA Implementation of a Resource Efficient Vedic Multiplier using SPST Adders”, Eng. Technol. Appl. Sci. Res., vol. 13, no. 3, pp. 10698–10702, Jun. 2023.