[1]
H. Ghabri, D. Ben Issa, and H. Samet, “Performance Optimization of 1-bit Full Adder Cell based on CNTFET Transistor”, Eng. Technol. Appl. Sci. Res., vol. 9, no. 6, pp. 4933–4936, Dec. 2019.