N. Praveena and N. Shylashree, “Low Power High Speed Finfet Dram Cell and 4x4 Array Design Using the Sleep Transistor Technique”, Eng. Technol. Appl. Sci. Res., vol. 16, no. 2, pp. 32955–32961, Apr. 2026.