[1]
A. Eddla and V. Y. J. Pappu, “Optimal IIR Filter Design and FPGA Realization”, Eng. Technol. Appl. Sci. Res., vol. 16, no. 1, pp. 31009–31014, Feb. 2026.