Gowreesrinivas, K. V., Srinivas, S. and Samundiswary , P. (2023) “FPGA Implementation of a Resource Efficient Vedic Multiplier using SPST Adders”, Engineering, Technology & Applied Science Research. Greece, 13(3), pp. 10698–10702. doi: 10.48084/etasr.5797.