Deepika, P. and Shylashree, N. (2025) “Design of an Array Multiplier for Computation in Memory Architecture”, Engineering, Technology & Applied Science Research. Greece, 15(5), pp. 27285–27292. doi: 10.48084/etasr.11806.