Deepika, P., and N. Shylashree. 2025. “Design of an Array Multiplier for Computation in Memory Architecture”. Engineering, Technology & Applied Science Research 15 (5). Greece:27285-92. https://doi.org/10.48084/etasr.11806.