Deepika, P., & Shylashree, N. (2025). Design of an Array Multiplier for Computation in Memory Architecture. Engineering, Technology & Applied Science Research, 15(5), 27285–27292. https://doi.org/10.48084/etasr.11806