(1)
Anuradha, M. G.; Arun Kumar, R. A Novel and Efficient Left-to-Right Binary Adder Architecture for Reduced Area and Power Metrics in VLSI Design. Eng. Technol. Appl. Sci. Res. 2025, 15, 22629-22635.