Eddla, A.; Pappu, V. Y. J. Optimal IIR Filter Design and FPGA Realization. Eng. Technol. Appl. Sci. Res. 2026, 16, 31009-31014.