(1)
Gowreesrinivas, K. V.; Srinivas, S.; Samundiswary , P. FPGA Implementation of a Resource Efficient Vedic Multiplier Using SPST Adders. Eng. Technol. Appl. Sci. Res. 2023, 13, 10698-10702.