Anuradha, M.G. and Arun Kumar, R. 2025. A Novel and Efficient Left-to-Right Binary Adder Architecture for reduced Area and Power Metrics in VLSI Design. Engineering, Technology & Applied Science Research. 15, 3 (Jun. 2025), 22629–22635. DOI:https://doi.org/10.48084/etasr.9840.