Praveena, N. and Shylashree, N. 2026. Low Power High Speed Finfet Dram Cell and 4x4 Array Design Using the Sleep Transistor Technique. Engineering, Technology & Applied Science Research. 16, 2 (Apr. 2026), 32955–32961. DOI:https://doi.org/10.48084/etasr.15183.