Deepika, P. and Shylashree, N. 2025. Design of an Array Multiplier for Computation in Memory Architecture. Engineering, Technology & Applied Science Research. 15, 5 (Oct. 2025), 27285–27292. DOI:https://doi.org/10.48084/etasr.11806.