Comparative Assessment of Gate Drive Control Schemes in High Frequency Converter
Several gate drive control schemes are simulated and the results show that the Fixed Duty ratio (FDR) can help drive synchronous rectifier buck converter (SRBC) correctly with low dead time and hence reduce body diode conduction loss. Even though FDR is prone to cross-conduction effects, the design is simple. Apart from that, Adaptive Gate Delay (AGD) and Predictive Gate Delay (PGD) control schemes have also shown high level of efficiency. However, AGD generates more losses. Even though the total switching loss in PGD has not improved much of only 1 %, more than 82 % efficiency has been achieved in spite of the advantage in FDR and AGD schemes.
D. Leggate, R. J. Kerkman, “Pulse-Based Dead-Time Compensator for PWM Voltage Inverters” in IEEE 21st Int. Conf. Ind. Electron., Contr. and Instr., USA, Vol. 1, pp. 474-481, 1995
K. Yamamoto, K. Shinohara, H. Ohga, “Effect of Parasitic Capacitance of Power Device on Output Voltage Deviation during Switching Dead-Time in Voltage-Fed PWM Inverter” in Proc. Power Conv. Conf., Japan, Vol. 2, pp. 777-782, 1997
C. Jung-Soo, Y. Ji-Yong, L. Seung-Won, K. Young-Seok “A Novel Dead Time Minimization Algorithm of the PWM Inverter” in IEEE 34th Annu. Meet. Ind. App. Conf., Vol. 4, pp. 2188-2193, 1999
T. Y. Ahn, H. J. Kim, K. Harada, “Fixed Frequency, Fixed Duty Ratio Controlled Forward ZVS-MRC Using A Saturable Core” in IEEE of 24th Annu. Power Electron. Spec. Conf., pp. 551-557, 1993
T.Y. Ahn, H.J. Kim, K. Harada, “Fixed Frequency Forward ZVS-MRC Using A Saturable Core” in 15th Int. Telecom. Energy Conf., Vol. 1, pp. 334-340, 1993
A. Chapuis, M. Hill, “Adaptive Delay Control Circuit for Switched Mode Power Supply”, U. S. Patent 6958592 B2, 2005
S. Mappus, “Predictive Gate Drive Boost Synchronous DC/DC Power Converter Efficiency” App. Rep. Texas Instruments SLUA281, 2003
M. L. Chiang, L. C. Fu, "Adaptive Control of Switched Systems with Application to HVAC System” in IEEE Int. Conf. Contr. Applications, pp 367-372, 2007
J. S. Brown, “Method and Apparatus for Intelligently Setting Dead Time”, U. S. Patent: 7098640 B2, 2006
N. Z. Yahaya, K. M. Begam, M. Awan “Design and Simulation of an Effective Gate Drive Scheme for Soft-Switched Synchronous Buck Converter” in IEEE 3rd Asia Int. Conf. Mod. & Sim., pp. 751–756, 2009
MetricsAbstract Views: 238
PDF Downloads: 39
Authors who publish with this journal agree to the following terms:
- Authors retain the copyright and grant the journal the right of first publication with the work simultaneously licensed under a Creative Commons Attribution License that allows others to share the work with an acknowledgement of the work's authorship and initial publication in this journal.
- Authors are able to enter into separate, additional contractual arrangements for the non-exclusive distribution of the journal's published version of the work (e.g., post it to an institutional repository or publish it in a book), with an acknowledgement of its initial publication in this journal.
- Authors are permitted and encouraged to post their work online (e.g., in institutional repositories or on their website) after its publication in ETASR with an acknowledgement of its initial publication in this journal.