Design of Symmetrical Voltage Multiplier High Gain Interleaved DC to DC Converter for Photovoltaic Applications

Edara Sreelatha
Electrical and Electronics Engineering, Koneru Lakshmaiah Education Foundation, India
eslphd457@gmail.com

Alagappan Pandian
Electrical and Electronics Engineering, Koneru Lakshmaiah Education Foundation, India
pands07@gmail.com

Pullacheri Sarala
Electrical and Electronics Engineering, Malla Reddy Engineering College, India
sarala.2906@gmail.com

Chilakala Rami Reddy
Electrical and Electronics Engineering, Joginpally B. R. Engineering College, India | Applied Science Research Center, Applied Science Private University, Jordan
crreddy229@gmail.com (corresponding author)

Received: 24 February 2024 | Revised: 8 March 2024 and 14 March 2024 | Accepted: 15 March 2024
Licensed under a CC-BY 4.0 license | Copyright (c) by the authors | DOI: https://doi.org/10.48084/etasr.7135

ABSTRACT

High voltage gain interleaved DC to DC boost converters are employed in Photovoltaic (PV) energy conversion for their structural advantage. The proposed converter builds upon the existing two-phase interleaved DC to DC boost converter, which is commonly used in utility grid integration circuits to minimize ripple current from the PV. The aim is to enhance the output voltage of the currently installed PV array in order to cater to high-power applications or grid integration. The key requirements include achieving high-efficiency power conversion and fully utilizing the potential of the PV system. The methods being proposed to increase the PV output voltage suffer from drawbacks such as low efficiency, complexity, and cost. In contrast, the suggested DC-DC converter boasts a remarkable efficiency of 96% and is capable of converting voltage from 25 V to 400 V for a power output of 400 W. The designed converter has been simulated in MATLAB software and the performance is compared to existing converters related to voltage stress, voltage gain against given duty cycle, and efficiency.

Keywords-high gain conversion; high-efficiency power conversion; interleaved DC to DC converter; photovoltaic system; high frequency switching

I. INTRODUCTION

Photovoltaic (PV) energy systems have gained increased attention in response to the global energy crisis. However, PV energy conversion systems suffer from poor conversion efficiency as a result of multiple conversion stages and high voltage difference between source and load. To address these challenges, a high voltage gain DC converter has been employed to enhance the poor voltage profile of PV. This section provides the requirements, topologies, control, and drawbacks of existing power converters for high voltage gain DC conversion. High voltage gain DC conversion is required for a variety of applications, including automobile power systems, uninterruptable power supply, multipport conversion, traction, and renewable integration [1]. The DC-DC converters needed for the first stage conversion in hybrid renewable integration into the utility grid are presented in [2], which specifies the need for high-gain DC-DC conversion in hybrid renewable integration. These converters also find usage in residential community applications for rooftop PV integration, DC charging of vehicles and DC power supplies [3]. Another important application for high gain non-isolated converters is interfacing renewables and energy storage with a DC microgrid. A wide range of topologies were developed in this
regard. Multiport converters are a promising attempt [4, 5], in which possible reduction in power electronic components is focused along with an efficient interface. Also, interleaving made the interface more reliable [6]. To achieve high gain, voltage multipliers are utilized [7, 8] in cascade with interleaved boost converters. Cascaded boost stages [8], quasi-Y-sources [9], switched inductors [10] have been developed for achieving high voltage gain with interleaved boost converters. The leakage inductance stresses switches in the flyback converter, which has easy construction and high voltage gain [11]. Energy-regeneration strategies have been applied to mitigate this stress. The phase-shifted full-bridge converter, on the other hand, generates higher input ripple currents and achieves a high voltage gain by using a higher turn ratio in the transformer [12, 13]. Electrolytic capacitors are employed in the phase-shifted full-bridge converter to reduce input current ripples.

Further opportunities in achieving higher efficiencies include soft switching and low duty cycle operation of the converter. Switching capacitor-based converter circuits [14, 15] like bridge type boost converters and clamped active dual boost operation converters provide zero voltage and zero current switching to obtain reduced switching losses. However, these converters have high transient current, significant switch conduction loss, and increased complexity [16] due to the additional switched capacitor cells. Modified switched-capacitor cells use soft-switching [17] to decrease switching loss and electromagnetic interference. Additionally, a coupled inductor approach with modified turn ratio was utilized in [18] to achieve a large step-up gain. Nevertheless, currently used high voltage gain converters and ultra-boost converters still experience significant voltage stress [19] across the diode. Finally, efficient Maximum Power Point Tracking (MPPT) is needed to extract the maximum of the available renewable power. The converters developed in [20-22] use two-stage conversion with the first stage to extract maximum power and the second stage for desired voltage gain. Novel topologies include integrated conversion control for the required voltage gain and MPPT control [23-25]. Transformer included topologies based on low duty ratio were developed [26-28], which achieve high voltage gain at a duty ratio as low as 0.25. The existing topologies and control lack in either low duty operation or soft switched operation along with MPP extraction. Therefore, the need to develop an interface which achieves MPPT, high gain with a low duty cycle, and soft switching for higher efficiency is identified. The following are the novel contributions of this study towards integrating low voltage PV systems to high voltage DC bus:

1. The converter achieves reduced switching losses due to facilitation of zero voltage switching by passive clamp circuit and zero current switching by intrinsic loss of the inductor.
2. By regulating the current drop rate through leakage inductance, the converter mitigates issues related to the reverse recovery of the diode, ultimately leading to increased efficiency.

II. HIGH GAIN INTERLEAVED SYMMETRICAL BOOST DC-DC CONVERTER

The proposed symmetrical multiplier based interleaved DC-DC converter for high voltage gain conversion with MPPT control is depicted in Figure 1. $L_1$, $L_2$ represent magnetizing inductances, $D_1$, $D_2$, $D_3$, $D_4$ represent multiplier cell diodes, $C_1$, $C_2$ represent multiplier cell capacitors. $C_3$, $C_4$ represent output side regulating capacitors, and $S_1$, $S_2$ represent power conversion switches. The conventional interleaved DC-DC converter is developed upon the proposed converter architecture by the addition of two additional capacitors and diodes. For this study, a 25 V and 250 Wp PV source with a load capable of dissipating 200 W power is considered. The duty cycle of the switch is a function of the MPPT voltage and current, which is measured continuously. Thus, maximum power is absorbed from the PV source at any given instant. The energy held in the inductor and capacitors, along with the energy in other switched capacitors, is transferred to output capacitors during the energy transfer period, allowing for achieving twice the voltage gain.

Compared to a traditional interleaved converter, the power switches and diodes experience less voltage stress. The integrated MPPT controller maximizes conversion ratios while monitoring maximum power. When the duty cycle is greater than 0.5, a method of operation called "continuous conduction" is used. This is what makes the high voltage gain. For duty cycles less than half the cycle period, the circuit operates in an irregular conduction pattern. Therefore, a high voltage gain cannot be obtained. Also, the RMS current will be large in this case because the inductor, the blocking capacitor, and the capacitor do not share enough energy with each other.
1) Mode I: \( (t_0 \leq t < t_1) \)

The equivalent circuit during mode I involves switches \( S_1 \) and \( S_2 \) to be conducting and diodes \( D_1 \), \( D_2 \), \( D_3 \) and \( D_4 \) are cut off, as shown in Figure 2. The currents \( i_{L1} \) and \( i_{L2} \) through the inductors increase, as does the energy stored in them. The reverse voltages of diodes \( D_4 \) and \( D_2 \) are forced to be clamped to \((V_{C4} - V_{C2})\) and \((V_{C3} - V_{C1})\) respectively, while for diodes \( D_1 \) and \( D_3 \), the reverse voltages are forced to be clamped to \(V_{C1}\) and \( VC2\), respectively.

![Fig. 2. Equivalent circuit connections for operational mode I.](image)

The load is powered by capacitors \( C_3 \) and \( C_4 \). The equations showing the voltage between the capacitors are listed below:

\[ V_{in} = L_1 \times \frac{di_{L1}}{dt} = L_2 \times \frac{di_{L2}}{dt} \]  
\[ C_1 \times \frac{dV_{C1}}{dt} = C_2 \times \frac{dV_{C2}}{dt} = 0 \]  
\[ C_3 \times \frac{dV_{C3}}{dt} = C_4 \times \frac{dV_{C4}}{dt} = -\frac{(V_{C3} + V_{C4})}{R} \]

2) Mode II: \( (t_1 \leq t < t_2) \)

The corresponding circuit connections and flow of current for mode II are shown in Figure 3. During this mode, \( S_2 \) is turned off for the duration of the pause, \( D_2 \) and \( D_3 \) are still conducting, as is switch \( S_1 \). Figure 3 depicts the current flow. \( C_1 \) discharges into \( C_3 \) of the output capacitor through inductor \( L_2 \). Energy from the inductor \( L_2 \) is stored in \( C_2 \). In this mode, the inductor current \( i_{L2} \) falls linearly and the capacitance-voltage \( V_{C3}=V_{C2}+V_{C1} \) rises constantly.

![Fig. 3. Equivalent circuit connections for Operational Mode II.](image)

The voltage components in this mode are:

\[ V_{in} = L_1 \times \frac{di_{L1}}{dt} \]  
\[ V_{in} - V_{C3} = L_2 \times \frac{di_{L2}}{dt} \]  
\[ C_1 \times \frac{dV_{C1}}{dt} = I_{C1} - I_{L2} \]  
\[ C_2 \times \frac{dV_{C2}}{dt} = I_{C1} + I_{L2} \]  
\[ C_3 \times \frac{dV_{C3}}{dt} = -I_{C1} - \frac{(V_{C3} + V_{C4})}{R} \]  
\[ C_4 \times \frac{dV_{C4}}{dt} = -\frac{(V_{C3} + V_{C4})}{R} \]

3) Mode III: \( (t_2 \leq t < t_3) \)

This mode has a similar operation as mode I with the currents in the inductors shown in Figure 4. Therefore, the dynamics in this mode are similar to those in mode I.

![Fig. 4. Equivalent circuit connections for Operational Mode III.](image)

4) Mode IV: \( (t_3 \leq t < t_4) \)

The equivalent circuit connections along with the current flow directions for mode IV operation are shown in Figure 5. \( S_2 \) is turned on, and \( S_1 \) is turned off during this mode of operation. \( D_1 \) and \( D_4 \) were also retained in an ON state. The inductor \( L_2 \) and the capacitor \( C_2 \) store energy, which is eventually discharged when the load and the output capacitor \( C_4 \) are closer together. \( V_{C4}=V_{C3}+V_{C1} \) is the voltage across the output capacitor. While the inductor current \( i_{L2} \) continuously increases, \( i_{L1} \) drops linearly.

![Fig. 5. Equivalent circuit for Operational Mode-IV.](image)
The suggested converter’s symmetrical mode of operation makes implementation simple. Furthermore, the functional waveforms in Figure 6 depict minimal voltage stress and uniform current distribution in active switches and diodes.

III. MATHEMATICAL ANALYSIS OF PERFORMANCE INDICES

The capacitor voltage ripple is taken to be zero for the purposes of a more straightforward analysis. The following provides a direct calculation of the voltage stresses of the power switches. Volt-sec balance for inductors is given in (16) and (17). Applying the charge-sec balance for capacitors results in the expressions provided in (17). The KVL in the output loop results in the output voltage as given in (18) and the equivalent duty ratio is provided in (19). The voltage stress across the switch is the voltage under the OFF condition of the switch. Thus, the voltage stress for power switches is given in (20). From (19) and (20), it is observed that the power switch voltage stress accounts for 0.25 pu of the output voltage, as obtained in (21). Hence, the converter under consideration demonstrates the capability to facilitate power conversion for devices with low-voltage ratings. As a result, the reduction in conduction and switching losses is substantial.

\[ V_{\text{in}} = L_2 \frac{dI_{L1}}{dt} \]  
\[ C_1 \frac{dV_{C1}}{dt} = I_{C2} + I_{L1} \]  
\[ C_2 \frac{dV_{C2}}{dt} = I_{C1} - I_{L1} \]  
\[ C_3 \frac{dV_{C3}}{dt} = -\left(\frac{V_{C3} + V_{C4}}{R}\right) \]  
\[ C_4 \frac{dV_{C4}}{dt} = -I_{C2} - \left(\frac{V_{C3} + V_{C4}}{R}\right) \]

The output voltage is:

\[ V_0 = V_{C3} + V_{C4} = \frac{4}{1-D} * V_{\text{in}} \]  

The duty ratio is defined as:

\[ D = \frac{V_0}{V_{\text{in}}} = \frac{4}{1-D} \]  

The voltage stresses experienced by switches \( S_1 \) and \( S_2 \):

\[ V_{S1} = V_{S2} = \frac{1}{1-D} * V_{\text{in}} \]  

Power switches experience voltage stress when:

\[ V_{S1} = V_{S2} = \frac{V_0}{4} \]

IV. SIMULATION AND PERFORMANCE EVALUATION

The converter was tested for interfacing a 25 V, 400 W PV source to a 400 V DC bus using the MATLAB platform. The switching frequency was considered to be 40 kHz to limit the filter component sizing. The duty ratio was set to be 0.75 pertaining to the calculations depicted in Section III. A constant frequency triangular carrier was employed to generate gating signals to the power switches. The simulation parameters are presented in Table I.

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>PV panel</td>
<td>25 V, 250 Wp</td>
</tr>
<tr>
<td>DC output Voltage</td>
<td>400 V</td>
</tr>
<tr>
<td>Load resistance</td>
<td>800 Ω</td>
</tr>
<tr>
<td>Duty cycle</td>
<td>0.75</td>
</tr>
<tr>
<td>Switching frequency</td>
<td>40 kHz</td>
</tr>
<tr>
<td>( L_1 ) – ( L_2 )</td>
<td>100 μH</td>
</tr>
<tr>
<td>( C_1 ) – ( C_4 )</td>
<td>10 μF</td>
</tr>
<tr>
<td>( S_1 ) – ( S_2 ), ( D_1 ) – ( D_4 )</td>
<td>400 V, 5 A</td>
</tr>
</tbody>
</table>
The voltage input and output of the proposed circuit are shown in Figure 7. It can be seen that the steady DC voltages at the input and output buses of the converter signify the proposed high gain operation using the interleaved operation together with the voltage multiplier.

![Figure 7](image)

Fig. 7. (a) PV Bus voltage; (b) output voltage.

The intermediate steady voltages across the multiplier cell capacitors and the output regulating capacitors are shown in Figure 8. The steady voltage of 0.25 pu of output voltage is verified across the capacitors $C_1$ and $C_2$ as obtained in Section III. Also, the time shift in the ripple voltage of multiplier cell capacitors $C_1$ and $C_2$ as seen from Figure 8 accounts for lessened ripple in the output regulating capacitors $C_3$ and $C_4$.

![Figure 8](image)

Fig. 8. (a) Capacitor blocking performance $V_{c1}$, (b) Capacitor blocking performance $V_{c2}$, (c) output capacitor performance data $V_{c3}$, (d) output capacitor performance data $V_{c4}$.

The voltage stress across the multiplier cell diodes is studied to verify the power rating. Figure 9 depicts the turn ON duration and reverse voltage across the diodes under steady operation. The reverse voltage is obtained to be 100 V which is 0.25 pu of the output voltage as obtained in Section III. The turn ON duration of $D_1$ and $D_3$ is high as it appears in two modes of operation compared to its complementary pair.

V. PERFORMANCE ANALYSIS

Figure 10 compares the voltage gain characteristics of standard interleaved converters with the proposed converter. A minimum of double the gain is achieved with the designed topology compared to the multiphase interleaved converter as proposed in [14] or the voltage multiplier topology proposed in [15] or the high gain conversion interleaved topology with integrated built-in transformer proposed in [16] for any duty cycle in the nominal operational range. For higher duty ratios, the voltage gain of 1.5 times higher voltage gain is observed with the proposed converter.

![Performance Analysis](image)
as compared to the voltage multiplier topology proposed in [15], or the high gain conversion interleaved topology with integrated built-in transformer proposed in [16] for any duty cycle in the nominal operational range. For higher duty ratios, the voltage stress on the power switches of the existing converters varies, but the voltage stress on the power switches of the proposed converter remained constant in the nominal operational range to confirm the expression of the voltage stress as obtained in (21).

Soft switching derived from switching of capacitors and inherent inductor behavior resulted in reduced switching losses, which is equivalent to switch losses with high gain soft switched topologies developed in [22, 25]. The voltage gain and voltage stress for various duty cycle operation are presented in Table II.

Another advantage of the designed converter is the duty cycle derived from the MPPT algorithm. The algorithm tracking the available maximum PV power provides a duty cycle reference for the next sample. The interleaved switches operate at duty such as to absorb maximum power from PV source. Figure 11 shows the efficiency of the power conversion at various levels of irradiance that correspond to power availability.
The size of the interleaved inductors for the desired maximum ripple current is obtained as follows.

From (4) and (19), respectively, we get:

\[ L_1 = \frac{D}{2f_{sw}A_{d1}}v_{in} \]  
(22)

\[ D = 1 - \frac{16V_{in}}{V_o} \]  
(23)

To obtain the worst-case duty cycle, consider the range of PV voltage varying from 22 V to 26 V in the operating range of irradiance, the duty cycle varies from 0.545 to 0.615. Substituting the maximum value of the operating duty cycle, the size of the inductor \( L_1 \) can be determined as:

\[ L_1 = \frac{0.615 \times 22}{2f_{sw}A_{d1}} \]  
(24)

The size of the multiplier capacitors for the desired maximum ripple-cin output voltage is obtained from (3) and (9) as follows:

\[ C_3 = \frac{D}{2f_{sw}A_{ro}}v_0 \]  
(25)

\[ C_4 = \frac{D}{2f_{sw}A_{ro}}v_0 \]  
(26)

Now, according to the multiplier principle,

\[ C_1 = C_2 = \frac{D}{4f_{sw}A_{ro}}v_0 \]  
(27)

The efficiency obtained at various irradiance levels as depicted in Table II proves the robustness of limiting inductor ripple current and thus aiding in higher efficiency of the converter.

VI. CONCLUSION

A high-gain symmetrical multiplier-based interleaved DC to DC boost converter is developed for photovoltaic (PV) conversion application. A high gain of 16 is achieved in voltage conversion with a low duty cycle range of 0.5 – 0.7 for the nominal irradiance range. Both conduction and switching losses are decreased by the low voltage stress of 0.25 pu. The ability to share current symmetrically without additional circuits is presented by the proposed topology. The efficiency of the converter is better than 93.75% even for the lowest irradiance. The results obtained show that the designed converter performs better in situations where a large voltage gain is needed. The proposed converter serves as a basis for achieving high-efficiency power conversion for DC microgrid applications. This converter has the scope to include bi-directional power conversion with the addition of power switches. Also, soft switching can be achieved in the forward power transfer direction. These aspects can be extended further with the inclusion of real non-idealities for the power switches and the filter elements and using SPICE platforms.

ACKNOWLEDGMENT

The authors extend their appreciation to Taif University, Saudi Arabia, for supporting this work through project number (TU-DSPP-2024-128).

FUNDING

This research was funded by Taif University, Saudi Arabia, Project No. (TU-DSPP-2024-128).

REFERENCES


