

# Design and Implementation of a Second Order Continuous-Time $\Sigma\Delta$ Modulator for ECG Signal Acquisition

**M. Kavitha**

JSS Academy of Technical Education, India  
mkavitha@jssateb.ac.in  
(corresponding author)

**S. Akhila**

B.M.S. College of Engineering, India  
akhilas.ece@bmsce.ac.in

**Anand Kannan**

Texas Instruments India Private Ltd, India  
anandk@ti.com

Received: 15 December 2022 | Revised: 31 December 2022 | Accepted: 3 January 2023

## ABSTRACT

The recent developments in biosignal acquisition devices for continuous supervision of cardiovascular signs of high-risk patients require a high-precision and low-power Analog Front End (AFE) circuit. The proposed design adopts Continuous-Time (CT) Sigma-Delta Modulator ( $\Sigma\Delta$ ) architecture to achieve high resolution and Signal-to-Noise And Distortion ratio (SINAD) requirements. The proposed modulator is a second-order CT- $\Sigma\Delta$  with Cascade of Integrators Feed-Forward (CIFF) architecture that consists of a CT loop filter, a single-bit quantizer, and a Digital-to-Analog Converter (DAC). The use of single-bit quantization in the design reduces circuit complexity and power consumption. To use the designed  $\Sigma\Delta$  for measuring ECG signals, a bandwidth ( $B_w$ ) of 150 Hz is considered with a sampling frequency ( $f_s$ ) of 153.6kHz to achieve an oversampling ratio of 512. The design is simulated in a standard Cadence Virtuoso EDA tool at 180nm CMOS technology, operating at 1.8V supply voltage at the block level. The simulation results for the designed modulator show that SINAD is 104.5dB, the Effective Number Of Bits (ENOB) is 17.06bits, with power consumption of 24 $\mu$ W, and achieves Schreier's Figure-Of-Merit (FOM) equal to 172.45dB.

*Keywords-sigma delta modulator; continuous-time; quantizer; DAC*

## I. INTRODUCTION

Innovations in communications and advances in CMOS technology along with low power design techniques have given impetus to the research in devices intended for the acquisition of biopotential signals. These signals are very weak, having amplitude and bandwidth ranging from  $\mu$ V to mV and from DC to a few kHz [1]. Typical biopotential acquisition systems for acquiring signals such as Electroencephalogram (EEG), Electromyogram (EMG), Electro-cardiogram (ECG), Electrooculogram (EOG), as shown in Figure 1, consist of an Instrumentation Amplifier (IA) to provide adequate gain with low noise, a Low-Pass Filter (LPF) to confine noise bandwidth and an Analog-to-Digital Converter (ADC) that interfaces the AFE and the digital processing unit. Several architectures to design the IA for the AFE of a biopotential signal acquisition

have been reported using techniques such as three operational amplifiers [2], differential difference amplifier [3], capacitively-coupled chopper [4], and current-balancing IA [5]. All these techniques have their own advantages and limitations. The LPF circuit designed using OTA-C continuous-time filtering [6] operates in the sub-threshold region to save power for portable ECG signal detection and a second order LPF [7] is used with low noise and low power for programmable AFEs. ADCs also play a significant role in biosignal acquisition and health monitoring integrated circuits [8].

ADCs that are most commonly used for the ECG signal acquisition are Successive Approximation Register (SAR) and oversampled ADCs. SAR ADCs have moderate accuracy and excellent power to performance ratio, but low resolution of 8 to 12 bits [9, 10]. Higher resolution SAR ADCs need high

resolution feedback DACs, resulting in increased area and power consumption.  $\Sigma\Delta$  ADCs are oversampled converters, comprising of either a Switched-Capacitor (SC) or a Continuous-Time (CT)  $\Sigma\Delta$  Modulator. A state-of-the-art SC implementation provides high precision and accuracy but due to switched integrators it suffers from stringent settling and slew requirements that lead to more power consumption [11, 12]. Compared to SC, CT architecture consumes less power due to inherent anti-alias filtering that obviates the need for a dedicated analog filter required in the signal acquisition system. In order to attain high resolution, wide dynamic range and low power consumption CT $\Sigma\Delta$ Ms are used with active integrators [13-15]. Active RC and Gm-C based are the two types of CT $\Sigma\Delta$ M structures. This paper discusses the implementation of CT $\Sigma\Delta$ M with active RC integrators, summer, quantizer, and resistive DAC. The designed modulator exhibits SINAD of 104.5dB and ENOB of 17.06bits. The experimental results are aligned with mathematical model and simulations.




Fig. 1. Block diagram of a biopotential acquisition system.

II. DESIGN METHODOLOGY

The proposed work uses the top-down hierarchical design of  $\Sigma\Delta$  synthesis methodology shown in Figure 2.




Fig. 2. Design methodology flow graph.

A. Modulator Specifications

For acquiring the ECG signal, the system-level specifications of  $\Sigma\Delta$  are set to achieve ENOB of 16-18 bits, SNR > 100dB with sampling rate  $f_s$  of around 150kHz and signal bandwidth  $B_w$  of 150Hz.

B. Architecture Selection

The design starts with the selection of the Noise Transfer Function (NTF) and the modulator architecture with parameters such as the Oversampling Ratio (OSR) and the order of the modulator (L) and N-bit quantizer. The value of OSR or clock rate is constrained by technology node and power consumption, which varies between 8 and 512 [16]. Higher order modulators having  $L > 2$  improve the SNR significantly, but with an increase in circuit complexity and deterioration of stability. Hence, the proposed design aims for a lower order modulator with higher OSR. The single-bit quantizer is intrinsically linear without mismatch in the quantization step, whereas the multibit quantizer exhibits mismatched quantization steps but has low in-band quantization noise and allows a more aggressive NTF with higher Out-of-Band Gain (OBG), reduced sensitivity to the clock jitter, and lower slew rate requirements from the loop filter [17]. According to the rule-of-thumb [18], for a single-bit quantizer to ensure stability the value of OBG must be about 1.5 and for a multibit quantizer between 1.5 to 3.5. Higher values of OBG cause overloading of the quantizer resulting in modulator instability.

C. NTF Synthesis

$\Sigma\Delta$  employs a NTF implemented using the high-pass Butterworth or inverse Chebyshev transfer function, having a cut-off frequency located outside the signal band. Considering the parameters OSR, L, N, OBG, optimization value and type of filter, the NTF is determined using Schreier's MATLAB Delta-Sigma toolbox [19]. For an ideal  $L^{th}$  order system, the NTF is given by  $(1 - Z^{-1})^L$  with all poles located at  $Z = 0$  and zeros at  $Z = 1$ . Spreading these zeros within the signal band and moving the poles within the unit circle, significantly improves SQNR and stability. The modulator becomes unstable if system poles move out of the unit circle.

D. Coefficient Generation

NTF is realized to obtain CT $\Sigma\Delta$ M coefficients for feedback (FB) and feedforward (FF) form topologies. Each of them is further distinguished by two different forms to generate four topologies - Cascade of Resonators FB (CRFB), Cascade of Integrators FB (CIFB), Cascade of Resonators FF (CRFF), and Cascade of Integrators FF (CIFF). The FB structure consists of several DACs that fed back to all the integrator output and does not require a large summer before the quantizer. In FF structure, a single DAC is required in the FB path without excess loop delay compensation, which is more area efficient [20]. The other advantage of the FF structure is the reduced output swing of the first integrator. Given a certain output range, the first integrator allows a bigger loop gain and hence lower performance requirements on the following stages. However, the FF architecture requires a multi-input adder to sum all the FF branches before the quantizer. In the current work, a CT $\Sigma\Delta$ M with CIFF architecture is implemented with its state-space representation as shown in Figure 3. The CTABCD matrix is given by (1) along with its description in Table I.

$$[ABCDc] = \left[ \begin{array}{ccc|cc} 0 & A & 0 & 1 & B & -1 \\ 1 & 0 & 0 & 0 & 0 & 0 \\ 0.6667 & 0.2288 & C & 0 & D & 0 \end{array} \right] \quad (1)$$




Fig. 3. State-space representation of the CTΣAM.

TABLE I. DESCRIPTION OF THE ABCDc MATRIX

Matrix & order	Function	Representation
A L×L	Loop filter interconnects	0: No FB connection from X <sub>1c</sub> to Ẋ <sub>1c</sub> 0: No FB connection from X <sub>2c</sub> to Ẋ <sub>1c</sub> 1: X <sub>1c</sub> directly feeds Ẋ <sub>2c</sub> 0: No FB connection from X <sub>2c</sub> to Ẋ <sub>2c</sub>
B L×L	Modulator i/p & the f/b DAC o/p to the loop filter.	1: FB connection from U <sub>c</sub> to Ẋ <sub>1c</sub> -1: FB connection from V <sub>c</sub> to Ẋ <sub>1c</sub> 0: No connection from U <sub>c</sub> to Ẋ <sub>2c</sub> 0: No FB connection from V <sub>c</sub> to Ẋ <sub>2c</sub>
C 1×L	K coefficients, i/p from loop filter to the summer.	K <sub>1</sub> : Coefficient value from X <sub>1c</sub> to Y <sub>c</sub> K <sub>2</sub> : Coefficient value from X <sub>2c</sub> to Y <sub>c</sub> K <sub>1</sub> = 0.6667 K <sub>2</sub> = 0.2288
D 1×L	Excess loop delay	0: No connection from U <sub>c</sub> to Y <sub>c</sub> 0: No connection from V <sub>c</sub> to Y <sub>c</sub>

Based on (1), the obtained block diagram of the 2<sup>nd</sup> order CTΣAM with CIFF is as illustrated in Figure 4.




Fig. 4. Block diagram of the second order CTΣAM with CIFF.

E. System Level Simulation

The behavioral simulation is performed using MATLAB excluding circuit noise to determine the key parameters and individual block specifications. To use the designed ΣΔM for measuring ECG signals, bandwidth of 150Hz is considered with a sampling frequency of 153kHz. For OSR=512, L=2, N=1, OBG=1.5, opt =1, the pole-zero plot by which design stability is verified and the frequency response of NTF is illustrated in Figure 5. The pole-zero map of the 2<sup>nd</sup> order system has two complex conjugate poles (marked with X) and two zeros (marked with O) at dc that suppress the in-band quantization noise. Frequency response shows that the OBG is 3.438dB (1.5). The resulting NTF is given by:

$$NTF(z) = \frac{z^2 - 2z + 1}{z^2 - 1.225z + 0.4415} \tag{2}$$

The time domain response of ΣΔM with a two-level quantizer is shown in Figure 6. For a sinusoidal input, the output is pulse-density modulated. The density of the pulse output waveform varies with input amplitude. The frequency domain response of the designed CTΣAM is shown in Figure 7

in which the power is maximum at the input frequency of the signal and it clearly exhibits 2<sup>nd</sup> order noise-shaping with a slope of 40dB/decade. The ΣΔM achieves high resolution by the combination of oversampling and noise shaping. For the designed modulator, the MATLAB simulation depicts in-band SNR of 103.85dB at input amplitude of 0.5V with ENOB of 16.96 bits as shown in Figure 7.




Fig. 5. Left: pole-zero plot, right: NTF frequency response.




Fig. 6. Time domain plot of input and output with 2-level quantizer.




Fig. 7. Measured output spectrum.

The obtained value of peak SNR of 122.7dB at -1.7dBFS input signal with dynamic range of 120dB is shown in Figure 8. The values of in-band SNR and ENOB for different values of OSR of 2<sup>nd</sup> order CTΣAM is shown in Figure 9. It's observed that SNR increases with OSR at the rate of approximately 13dB/octave.




Fig. 8. Measured SNR versus input level.




Fig. 9. PSD of the modulator output with values of SNR and ENOB for different OSR values.

F. Macro Model Simulation and Verification

The obtained system-level behavioral model of the  $\Sigma\Delta$  architecture that satisfies the required specifications was translated into a macro model consisting of active and passive components in standard CMOS technology using cadence spectre. Ideal building blocks (clock generator, integrators, quantizer, and DAC) [21] were used for validating the design architecture. The schematic of the single-ended 2<sup>nd</sup> order CT active RC type  $\Sigma\Delta$  is shown in Figure 10.




Fig. 10. Schematic of single ended 2<sup>nd</sup> order CTΣΔM.

The schematic is composed of a single-loop, CIFF structure, and single-bit feedback DAC. Active integrators are used to obtain the low power 2<sup>nd</sup> order CT system, VerilogA model for a single-bit quantizer, and resistive DAC. Ideal

switch and RESET signal are used across the integrator capacitors at the beginning of the simulation. When the RESET is high, the switch is shorted and sets the DC voltage on the integrator output.

The values of the active RC integrators are calculated by using the sampling frequency  $f_s$ . The summer circuit is designed using the K-coefficients. The designed values are  $R_1 = R_2 = 100k\Omega$ ,  $C_1 = C_2 = 66.67pF$ ,  $R_f = 100k\Omega$ ,  $R_{11} = 150k\Omega$ ,  $R_{21} = 437.06k\Omega$ . The simulation of the designed modulator with macro models is carried out using the components from analogLib and ahdlLib of cadence for a signal with input amplitude of 0.25V, 150Hz bandwidth, and 153.6kHz sampling frequency. The swing of integrators, summer, quantizer, DAC before scaling is shown in Table II. Before scaling, the integrator outputs were saturated having values more than the supply voltage, hence through scaling the output voltage levels were reduced.

G. Dynamic Range Scaling

An integrator's output doesn't respond to changes in its input if it saturates. In order to avoid integrator saturation, the loop filter coefficients were scaled without modifying the loop filter transfer function. This is referred to as dynamic range scaling. The values of active RC integrators are calculated using (3) where  $f_s$  is the sampling frequency and  $\alpha$  and  $\beta$  are scaling coefficients.

$$f_s = \frac{1}{\alpha R_1 C_1} \quad \text{and} \quad f_s = \frac{1}{\beta R_2 C_2} \quad (3)$$

The weighted addition of the integrator outputs is carried out using a summing amplifier. The design of the summing amplifier is calculated using the K-coefficients obtained from Table I.

$$K_1 = \frac{K_1}{\alpha} ; \quad R_{11} = \frac{R_f}{K_1} \quad (4)$$

$$K_2 = \frac{K_2}{\alpha\beta} ; \quad R_{21} = \frac{R_f}{K_2} \quad (5)$$

The lower and upper limits for R and C are set by the matching consideration and thermal noise level that is fixed by the overall dynamic range requirements. Table II shows the value of the output swing across different blocks before and after scaling. It is clear that after scaling the voltage levels are reduced, maintaining the desired SNR. The obtained parameter values before and after scaling are shown in Table II.

TABLE II. OUTPUT VALUES BEFORE AND AFTER SCALING.

Parameters	Before scaling	After scaling
Integrator-1	-0.375 to 2.19V	0.46 to 1.34V
Integrator-2	-0.94 to 2.69V	0.32 to 1.42V
Summer	0.023 to 1.69V	0.20 to 1.56V
Quantizer	0 to 1V	0 to 1V
DAC	0 to 1.8V	0 to 1.8V
Signal power input	-12.04	-12.04
Signal power output	-17.15	-17.15
Sinad input	234.8	234.8
Sinad output	-13.97	-13.97
SINAD	102.02	104.5
ENOB	16.65	17.06

III. SECOND-ORDER CTΣΔM

The proposed modulator is a 2<sup>nd</sup>-order CTΣΔM with CIFF architecture that consists of a CT loop filter, single-bit quantizer, and resistive DAC as shown in Figure 11. Fully differential architecture implementation minimizes even-order harmonics and common-mode noise [22]. The circuits implemented with active RC integrators are highly linear, insensitive to parasitics, and simple to design. The first stage processes in-band and DAC signal. The designed values of the first stage integrator input resistance R<sub>1</sub> and capacitance C<sub>1</sub> are 100kΩ and 161.8pF respectively. In order to reduce power and to enhance the linearity of the modulator, R<sub>1</sub> is maximized up to the input-referred thermal noise, P<sub>N</sub> given by:

$$P_N = 8kTB_w \left[ R_1 + R_{DAC} \frac{R_1^2}{R_{DAC}^2} + \frac{2}{3g_{m,OTA}} \left( 1 + \frac{R_1}{R_{DAC}} \right)^2 \right] \quad (6)$$

where k, T, B, R<sub>DAC</sub>, g<sub>m,OTA</sub> represent the Boltzmann constant, the absolute temperature, signal bandwidth, feedback DAC resistors, and amplifier input transconductance, respectively. The values of the 2<sup>nd</sup> stage integrator R<sub>2</sub> and C<sub>2</sub> are 200kΩ, 41.89pF, respectively.




Fig. 11. Schematic of the fully differential 2<sup>nd</sup>-order CTΣΔM designed with active-RC type.

The summing amplifier uses the resistors R<sub>f</sub> = 80kΩ, R<sub>11</sub> = 61.8kΩ, R<sub>21</sub> = 143.26kΩ designed using (4) and (5) FF coefficients. Switched-resistor feedback DAC, R<sub>DAC</sub>, is chosen to be equal to R<sub>1</sub> for better matching performance that provides less noise [23] than the current-steering DAC.

IV. MEASUREMENT RESULTS

The presented modulator has been implemented in 180nm CMOS technology at 1.8V supply voltage, for applied input of a sinusoidal signal of 45Hz with input amplitude of 0.25V and sampling frequency of 153KHz achieving OSR of 512. For Hanning window of 16384-points, the block level simulation depicts SINAD of 104.5dB with ENOB of 17.06 with a power consumption of 24μW and achieves Schreier’s Figure-of-Merit of 172.45dB. Table III shows the performance comparison of the proposed work with other known methods, showing an increase in the values of SINAD and ENOB.

V. CONCLUSION

This paper proposes the CTΣΔM design for the acquisition of ECG signals. The cascade of integrators with FF is opted for the implementation of loop filter, with active-RC integrators and resistive feedback DAC that reduces noise and power

dissipation. The set target of ENOB is attained by the systematic coefficient generation using MATLAB and the loop filter coefficients scaling using the cadence EDA tool. The designed modulator implemented in 180nm CMOS technology with signal bandwidth of 150Hz, high OSR of 512 has SINAD of 104.5dB and ENOB of 17.06 achieving around 10% increase in comparison with existing techniques. The modulator consumes 24μW power from 1.8V supply and achieves Schreier’s FOM of 172.45dB.

TABLE III. CTΣΔM PERFORMANCE COMPARISON

Reference	[15] <sup>b</sup>	[24] <sup>a</sup>	[21] <sup>a</sup>	Proposed
Year of publication	2021	2018	2012	
Technology [nm]	180	180	180	180
Bandwidth	2KHz	200Hz	20KHz	150Hz
OSR	256	256	512	512
SINAD in dB	94.28	96	87.3	104.5
ENOB *	15.37	16	10	17.06
Power	32.34 μW	-	-	24μW
FoMs **	177.9dB	-	-	172.45dB

\*\*FoMs in dB = SINAD + 10log<sub>10</sub>( $\frac{B_w}{P_{power}}$ ), \*ENOB =  $\frac{SINAD-1.76}{6.02}$ ,  
<sup>a</sup> block-level simulation, <sup>b</sup> transistor-level simulation

REFERENCES

- [1] F. Bagheri, N. Ghafarnia, and F. Bahrami, "Electrocardiogram (ECG) Signal Modeling and Noise Reduction Using Hopfield Neural Networks," *Engineering, Technology & Applied Science Research*, vol. 3, no. 1, pp. 345–348, Feb. 2013, <https://doi.org/10.48084/etasr.243>.
- [2] E. M. Spinelli, R. Pallas-Areny, and M. A. Mayosky, "AC-coupled front-end for biopotential measurements," *IEEE Transactions on Biomedical Engineering*, vol. 50, no. 3, pp. 391–395, Mar. 2003, <https://doi.org/10.1109/TBME.2003.808826>.
- [3] W.-S. Wang, Z.-C. Wu, H.-Y. Huang, and C.-H. Luo, "Low-Power Instrumental Amplifier for Portable ECG," in *2009 IEEE Circuits and Systems International Conference on Testing and Diagnosis*, Chengdu, China, Apr. 2009, <https://doi.org/10.1109/CAS-ICTD.2009.4960836>.
- [4] Q. Fan, F. Sebastiano, J. H. Huijsing, and K. A. A. Makinwa, "A 1.8 μW 60 nV/√Hz Capacitively-Coupled Chopper Instrumentation Amplifier in 65 nm CMOS for Wireless Sensor Nodes," *IEEE Journal of Solid-State Circuits*, vol. 46, no. 7, pp. 1534–1543, Jul. 2011, <https://doi.org/10.1109/JSSC.2011.2143610>.
- [5] P. Sutha and V. E. Jayanthi, "Implementation of a Biopotential Amplifier with a Conventional and Current-Balancing Approach for Foetal ECG Monitoring," *Circuits, Systems, and Signal Processing*, vol. 39, no. 6, pp. 2860–2879, Jun. 2020, <https://doi.org/10.1007/s00034-019-01311-x>.
- [6] S.-Y. Lee and C.-J. Cheng, "Systematic Design and Modeling of a OTA-C Filter for Portable ECG Detection," *IEEE Transactions on Biomedical Circuits and Systems*, vol. 3, no. 1, pp. 53–64, Oct. 2009, <https://doi.org/10.1109/TBCAS.2008.2007423>.
- [7] M. K. Adimulam, A. Divya, K. Tejaswi, and M. B. Srinivas, "A low power, low noise Programmable Analog Front End (PAFE) for biopotential measurements," in *2017 39th Annual International Conference of the IEEE Engineering in Medicine and Biology Society (EMBC)*, Jeju, Korea (South), Jul. 2017, pp. 3844–3847, <https://doi.org/10.1109/EMBC.2017.8037695>.
- [8] M. Hamdani, M. Youcefi, A. Rabehi, B. Nail, and A. Douara, "Design and Implementation of a Medical TeleMonitoring System based on IoT," *Engineering, Technology & Applied Science Research*, vol. 12, no. 4, pp. 8949–8953, Aug. 2022, <https://doi.org/10.48084/etasr.5040>.
- [9] W. Mao, Y. Li, C.-H. Heng, and Y. Lian, "A Low Power 12-bit 1-kS/s SAR ADC for Biomedical Signal Processing," *IEEE Transactions on Circuits and Systems I: Regular Papers*, vol. 66, no. 2, pp. 477–488, Oct. 2019, <https://doi.org/10.1109/TCSI.2018.2859837>.

- [10] J. Zheng, W.-H. Ki, and C.-Y. Tsui, "A Fully Integrated Analog Front End for Biopotential Signal Sensing," *IEEE Transactions on Circuits and Systems I: Regular Papers*, vol. 65, no. 11, pp. 3800–3809, Aug. 2018, <https://doi.org/10.1109/TCSI.2018.2854741>.
- [11] V. Sharma, N. Kumar Y.B., and V. M.h., "67 dB SNDR 20 kHz BW SC third-order  $\Sigma\Delta$  modulator with single Op-Amp and 20  $\mu$ W power consumption for bio-medical applications," *IET Circuits, Devices & Systems*, vol. 14, no. 6, pp. 881–891, 2020, <https://doi.org/10.1049/iet-cds.2019.0414>.
- [12] S.-Y. Lee, P.-H. Su, K.-L. Huang, Y.-W. Hung, and J.-Y. Chen, "High-Pass Sigma-Delta Modulator With Techniques of Operational Amplifier Sharing and Programmable Feedforward Coefficients for ECG Signal Acquisition," *IEEE Transactions on Biomedical Circuits and Systems*, vol. 15, no. 3, pp. 443–453, Jun. 2021, <https://doi.org/10.1109/TBCAS.2021.3082545>.
- [13] J. M. de la Rosa, "Sigma-Delta Modulators: Tutorial Overview, Design Guide, and State-of-the-Art Survey," *IEEE Transactions on Circuits and Systems I: Regular Papers*, vol. 58, no. 1, pp. 1–21, Jan. 2011, <https://doi.org/10.1109/TCSI.2010.2097652>.
- [14] M. Kavitha, S. Akhila, and A. Kannan, "Flexible Analog Front End Architecture for Biomedical Applications," in *2021 IEEE 3rd PhD Colloquium on Ethically Driven Innovation and Technology for Society (PhD EDITS)*, Bangalore, India, Aug. 2021, <https://doi.org/10.1109/PhDEDITS53295.2021.9649471>.
- [15] F. Hemmati and E. Najafi Aghdam, "A low-power CT 2nd order Delta Sigma modulator using a new design methodology for biomedical applications," *AEU - International Journal of Electronics and Communications*, vol. 137, Jul. 2021, Art. no. 153779, <https://doi.org/10.1016/j.aeue.2021.153779>.
- [16] R. Schreier and G. C. Temes, *Understanding Delta-Sigma Data Converters*, 2nd ed. Hoboken, NJ, USA: Wiley-IEEE Press, 2017.
- [17] S. Pavan, N. Krishnapura, R. Pandarinathan, and P. Sankar, "A Power Optimized Continuous-Time  $\Delta\Sigma$  ADC for Audio Applications," *IEEE Journal of Solid-State Circuits*, vol. 43, no. 2, pp. 351–360, Oct. 2008, <https://doi.org/10.1109/JSSC.2007.914263>.
- [18] W. L. Lee, "A Novel Higher Order Interpolative Modulator Topology for High Resolution Oversampling A/D Converters," Ph.D. dissertation, Massachusetts Institute of Technology, Cambridge, MA, USA, 1987.
- [19] "Delta Sigma Toolbox," *Mathworks*. <https://www.mathworks.com/matlabcentral/fileexchange/19-delta-sigma-toolbox>.
- [20] A. Anand, N. Koirala, R. K. Pokharel, H. Kanaya, and K. Yoshida, "Systematic Design Methodology of a Wideband Multibit Continuous-Time Delta-Sigma Modulator," *International Journal of Microwave Science and Technology*, vol. 2013, Mar. 2013, Art. no. e275289, <https://doi.org/10.1155/2013/275289>.
- [21] G. Zheng, S. P. Mohanty, and E. Kougianos, "Design and modeling of a continuous-time delta-sigma modulator for biopotential signal acquisition: Simulink vs. Verilog-AMS perspective," in *2012 Third International Conference on Computing, Communication and Networking Technologies (ICCCNT'12)*, Jul. 2012, pp. 1–6, <https://doi.org/10.1109/ICCCNT.2012.6396103>.
- [22] V. Kledrowetz, L. Fucik, R. Prokop, and J. Háze, "A 1 V 92 dB SNDR 10 kHz Bandwidth Second-Order Asynchronous Delta-Sigma Modulator for Biomedical Signal Processing," *Sensors*, vol. 20, no. 15, Jan. 2020, Art. no. 4137, <https://doi.org/10.3390/s20154137>.
- [23] W. Mohguen and S. Bouguezel, "Denoising the ECG Signal Using Ensemble Empirical Mode Decomposition," *Engineering, Technology & Applied Science Research*, vol. 11, no. 5, pp. 7536–7541, Oct. 2021, <https://doi.org/10.48084/etasr.4302>.
- [24] N. Beigh, A. Hamid, F. Beigh, and F. Ahmad, "2nd Order Sigma Delta Modulator Design using Delta Sigma Toolbox," *Asian Journal of Electrical Sciences*, vol. 7, no. 2, pp. 41–45, Sep. 2018.