

# A Novel Voltage Divider Circuit

K. C. Selvam

Department of Electrical Engineering  
Indian Institute of Technology, Madras  
Chennai – 600 036, India  
kcselvam@ee.iitm.ac.in

S. Latha

Department of Electrical Engineering  
Indian Institute of Technology, Madras  
Chennai – 600 036, India  
latha@ee.iitm.ac.in

**Abstract**— A novel analog divider is described in this paper. The circuit enables the division of a dc voltage with another dc voltage. The constant of the division is dependent upon a third dc voltage and a pair of resistors. Employing a precision source for the third dc voltage and matched resistors, an acceptable level of accuracy can be obtained.

**Keywords**-sawtooth wave; integrator; comparator; analog switches; divider

## I. INTRODUCTION

A common need arises for taking the ratio of two analog voltages, in many instrumentation and control applications. This operation is usually performed by a log-antilog network configuration [1]. An alternative method that has been proposed in the past is based on FET [2, 3]. The fact that a FET can be used as a voltage dependent resistor, albeit within restricted gate-to-source voltage limits, is exploited in this method. Hence, this method is useful only for small voltage levels. A different approach is to convert the input voltages to equivalent frequencies [4], take the ratio of two frequencies using conventional digital techniques, and then produce an output voltage proportional to the period of the ratio-metric signal. This method is applicable only when the numerator voltage varies within a small specified range of values. S. I. Liu and J. J. Chen developed a scheme [5] in which the analog division was performed with two current feedback op amps, one resistor and two MOSFETs. N. I. Khachab and M. Ismail developed another scheme [6] by using one op amp and eight MOSFETs. Carlos A. De La Cruz Blas and Antonio Lopez developed a scheme [7] which is based on a CMOS translinear loop using a novel biasing scheme that allows class-AB operation. Munir A. Al – Absi proposed a circuit [8] which consists of four MOSFETs biased in weak inversion.

A novel circuit for analog division using only op amps and switches is described in this paper. A feedback amplifier performs the analog division with a two-quadrant multiplier in the feedback path. Hence the divider thus obtained is a two-quadrant divider. The proposed analog divider has a better performance, even when the numerator voltage varies over a wide range.

## II. CIRCUIT ANALYSIS

The circuit diagram of the proposed analog divider is shown in Figure 1. A sawtooth wave is generated by charging a capacitor at a specified rate and then rapidly discharging it with a switch. The sawtooth wave, marked as  $V_s$  in Figure 1, of peak value  $V_r$  is generated by op amps OA1, OA2 and a switch S1. Let us assume that at start, the charge and, hence, the voltage at the output terminal of OA1 is zero. Since the inverting terminal of OA1 is at virtual ground, the current through R1, namely  $V_r/R1$  Amps, would flow through and charge the capacitor C1. During the charging of the capacitor (till the output of OA1 reaches the voltage level of  $V_r$ ) the output of OA2, configured to work as comparator, will be at the LOW state and switch S1 is kept open (OFF). As soon as the output of OA1 crosses the level of  $V_r$ , say after a time period T, the output of comparator OA2 goes HIGH and the switch S1 is closed (ON). The switch S1 would then short the capacitor C1 and hence  $V_s$  would drop to zero volts. During the time period T we have:

$$V_s = \int V_r dt = \frac{V_r}{R1C1} t \quad (1)$$

After a very short delay time  $T_d$ , required for the capacitor to discharge to zero volts, the comparator output returns to LOW and switch S1 is opened, thus allowing C1 to resume charging. This cycle, therefore, repeats itself at a period  $(T+T_d)$ . The waveforms at cardinal points in the circuit of Figure 1 are shown in Figure 2. From (1) and the fact that at time  $t=T$ ,  $V_s=V_r$ , we get  $T=R1C1$ . OA3, configured to work as comparator, compares the generated sawtooth voltage to the input voltage  $V1$ . The output of OA3 would be HIGH (Voltage level of  $+V_{cc}$ , being the supply voltage) till the sawtooth waveform  $V_s$  reaches the value  $V1$  and thereafter LOW within the period  $T+T_d$ . The output of OA3 is also indicated in Figure 2 as a pulse train  $V_m$ .

The ON time,  $T_{on}$ , of this pulse train will be:

$$T_{on} = \frac{V1}{V_r} T = \frac{V1}{V_r} R1C1 \quad (2)$$




Fig. 1. Circuit diagram of proposed analog divider




Fig. 2. Associated waveforms of Figure 1

This pulse train controls switch S2. The output of the switch would be a pulse train  $V_k$  having  $T_{on}$  as its ON time and amplitude of  $V_o$ . The output of S2 is given to a low pass filter realized by R2, C2 and OA4. This low pass filter extracts the average voltage of the output of switch S2. The output of OA4 will be:

$$V_L = \frac{1}{T} \int_0^{T_{on}} V_o dt, V_L = \frac{V_o}{T} T_{on} = \frac{V_1 V_o}{V_r} \quad (3)$$

Here, the integration is done over a period T, but the actual period is  $(T+T_d)$ . Since  $T \gg T_d$ , the error introduced by the approximation would be negligibly small. OA5 sums up the output voltage of OA4 and the second input to the divider, namely,  $-V_2$ . As shown in Figure 1, no input signal current can flow into the inverting terminal of OA5 which is at virtual ground. Therefore, at the junction 'J',  $I_1=I_2$ , where  $I_1=V_L/R_3$  and  $I_2=V_2/R_4$ . If  $R_3=R_4$  and  $R_5 \gg R_3$ , then  $V_L=V_2$

$$\frac{V_1 V_o}{V_r} = V_2, V_o = \frac{V_2}{V_1} V_r \quad (4)$$

### III. EXPERIMENTAL RESULTS

To check the practical feasibility, the proposed circuit shown in Figure 1 was assembled with the following components values: All op amps=OP 07 ICs. Switches S1 and S2 are realized with IC CD4053.  $R_1=200K$ ,  $C_1=470pF$ ,  $R_2=20K$ ,  $C_2=100uF$ ,  $R_3=R_4=10K$  and  $R_5 = 2.2M$ . First the divisors, namely, the input voltage  $V_1$  as well as  $V_r$ , are fixed and the numerator voltage is varied from zero to full scale. The output was measured and compared with the expected values. The results obtained are given in Table I. Then the numerator voltage  $V_1$  is set and the divisor voltage  $V_2$  is varied from zero to full scale and the results are tabulated in Table II.

As expected, when the denominator voltage kept at zero, the output  $V_o$  was at the saturation level. The results indicate practical usefulness of the proposed divider for instrumentation and control applications. It is observed that the accuracy obtained is very much dependent on the

linearity and sharpness of the sawtooth waveform. Offset voltage of all op amps will appear as an error at the output, hence offset should be eliminated by a suitable circuitry.

TABLE I. TEST RESULTS FOR  $V_1=V_R=6V$ 

Sl No	V2	Vo Volts Practical	Vo Volts Calculated	Error %
1	0.556	0.554	0.556	-0.36
2	1.503	1.505	1.503	0.13
3	2.514	2.513	2.514	-0.04
4	3.501	3.500	3.501	-0.03
5	4.506	4.508	4.506	0.04
6	6.012	6.006	6.012	-0.10

TABLE II. TEST RESULTS FOR  $V_2=0.43V$ ,  $V_R=3.915V$ 

Sl No	V1	Vo Volts Practical	Vo Volts Calculated	Error %
1	0.306	5.490	5.501	0.2
2	1.002	1.673	1.680	-0.42
3	2.003	0.840	0.840	0
4	3.004	0.562	0.560	0.29
5	3.505	0.482	0.480	0.41
6	3.910	0.432	0.430	0.47

#### ACKNOWLEDGEMENT

The authors are highly indebted to Prof. Dr. Enakshi Bhattacharys, Prof. Dr. V. Jagadeesh Kumar and Dr. Bharath Bhikkaji, Electrical Engineering Department, IIT Madras for their constant encouragement throughout the work. They also thank Mr. Mithun for proofreading the manuscript.

#### REFERENCES

- [1] J. G. Graeme, Applications of Op Amps: third generation techniques, McGraw Hill, 1973
- [2] D. Ghosh, D. Patranabis, "A simple analog divider having independent control of sensitivity and design conditions", IEEE

Transactions on Instrumentation and Measurement, Vol. 39, No. 3, pp. 522-526, 1990

- [3] G. Han, E. Sanchez-Sinencio, "CMOS Transconductance Multipliers; A Tutorial". IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, Vol. 45, No. 12, pp. 1550-1563, 1998
- [4] T. L. Laopoulos, C. A. Karybakas, "A simple analog division scheme", IEEE Transactions on Instrumentation and Measurement, Vol. 40, No. 4, pp. 779-782, 1991
- [5] S. -I. Liu, J. -J. Chen, "Realisation of analog divider using current feedback amplifiers", IEE Proceedings - Circuits Devices Systems, Vol. 142, No. 1, pp. 45-48, 1995
- [6] N. I. Khachab, M. Ismail, "Mos multiplier/divider cell for analog VLSI", Electronic Letters, Vol. 25, No. 23, pp. 1550-1552, 1989
- [7] C. A. De La Blas, A. Lopez, "A novel two quadrant MOS translinear squarer-divider cell", IEEE International Conference on Electronics, Circuits and Systems, pp. 5-8, 2008
- [8] Munir A. Al - Absi, "Low-voltage and low-power CMOS current-mode divider and 1/x circuit", IEEE International conference on Electronic Devices, Systems and Applications (ICEDSA), pp. 245-247, 2010

#### AUTHORS PROFILE



K.C. Selvam was born on 2<sup>nd</sup> April 1968 in the Krishnagiri District of the Tamil Nadu State, India. He graduated from the Institution of Electronics and Telecommunication Engineers, New Delhi, in 1994. He got the best paper award by IETE in 1996. At present he is working as Technical Staff at the Department of Electrical Engineering, Indian Institute of Technology, Madras, India. His research interests include measurement and instrumentation systems.



S. Latha was born on 21 July 1967 in the Vilupuram District of the Tamil Nadu State, India. She obtained a Diploma in Electronics and Communication Engineering from the Periyar Century Polytechnic College, Vallam, Thanjavoor, Tamil Nadu, India in 1985. At present she is working as Technical Staff in the Department of Electrical Engineering, Indian Institute of Technology, Madras, India. Her research interests include microcontroller based digital measuring instruments.