

# Application of Time Recursive Processing for the Development of a Time/Phase Shifter

Djordje M. Perisic

Faculty of Information Technology  
Slobomir P University, SPU  
Slobomir, Bjeljina, Republic of Srpska, BIH  
djurdje@beotel.rs

Miroslav Bojovic

Faculty of Electrical Engineering  
University of Belgrade  
Belgrade, Serbia  
mbojovic@etf.bg.ac.rs

**Abstract**—This paper describes a powerful digital time and/or phase shifter of pulse rates, based on Time Recursive Processing. It can function either as a time shifter or as a phase shifter. The circuit can generate precise shifting for a pulse rate with a constant input period, but it is also capable to shift a pulse rate whose period is a ramp function. Besides that, the shifter can be used in tracking and prediction applications. The shifter is described by recursive equations as a linear discrete system. All mathematical analyses are made using the Z transform. Computer simulations are employed to prove the correctness of the mathematical analysis. The realization of the shifter is described and, to demonstrate the shifter functioning, actual oscilloscope screenshots are presented.

**Keywords**- time shifter; phase shifter; digital circuit; PLL

## I. INTRODUCTION

The field of Time Recursive Processing (TRP) has been described in detail in previous works such as [1-9]. The TRP approach is based on the measurement and processing of the input and output periods and time differences between them. Although the first idea was simply to discover a new kind of Phase Locked Loop (PLL) and Frequency Locked Loop (FLL), it turned out that TRP is suitable for a much broader range of applications. Namely, most of the circuits described in [1-9], possess some of the properties of either classic Phase Locked Loop (PLL) or classic Frequency Locked Loop (FLL). However, due to their properties, Time Recursive PLL (TR PLL) and Time Recursive FLL (TR FLL) exceed the applicability and functionality of classic PLL and FLL, improving the efficiency and expanding the scope and diversity of their applications. Different applications include phase shifting in [1, 2], the development of digital frequency synthesizers [3], noise rejection applications [4-6] and a wide range of tracking and prediction [4, 5, 7]. All the algorithms described are very suitable for usage in a software form, like for example a software predictor [8]. Although a very complex system, consisting of a lot of subsystems, it can also function as a FLL, whose realization is based on the same technique [9].

TR PLL and TR FLL represent a completely new approach both in theory and in implementation and application. For example, the measurement of phase, frequency or amplitude, which are used in classic PLL and FLL, are changed by the

measurement of time, which is much more convenient and more precise. Let us remember that the classic PLL tends to equalize both frequency and phase between the input and the output signals, reducing the phase difference to zero. Unlike PLL, classic FLL tends to equalize the frequency, without taking care of the phase difference. When FLL reaches the stable state, the phase difference between the input and output signals depends on the initial variable conditions and, possibly, it depends on the system parameters. In other words, the phase difference is the random variable. According to [1, 2] some of TR PLLs possess the ability to regulate the phase difference by either system parameters or by output control. This is an important feature of the TR PLL, which can be utilized to generate phase differences of any value. Note that the phase difference of any PLL cannot depend on the initial conditions of the variables.

In this paper, a new model of a time/phase shifter, based on TRP, is described. It provides phase shifting in a band without limitations which is controlled by the clock frequency. Under some system conditions, it can also provide time shifting linearly dependent on the value of an outside control. In comparison with the previous phase shifters of this type, described in [1, 2], this phase shifter can generate the proper shifting even in case the input period is a ramp function.

## II. MATHEMATICAL DESCRIPTION OF THE SHIFTER

One general case of the time relation between an input signal  $S_{in}$  and an output signal  $S_{op}$  of the shifter, is shown in Figure 1. The periods  $T_{I_0}, T_{I_1}, \dots, T_{I_k}, T_{I_{k+1}}$ , and  $T_{O_0}, T_{O_1}, \dots, T_{O_k}, T_{O_{k+1}}$ , as well as the time differences  $\tau_0, \tau_1, \tau_2, \dots, \tau_k, \tau_{k+1}$ , occur at discrete times respectively  $t_0, t_1, t_2, \dots, t_k, t_{k+1}$ . The discrete times  $t_0, t_1, t_2, \dots, t_k, t_{k+1}$  are defined by the falling edges of the pulses of  $S_{op}$  in Figure 1. Note that, unlike the classic PLL, all variables are distributed in time in Figure 1. The natural recursive relation (1), between the variables, yields from Figure 1. It was supposed that the time difference  $\tau$  is positive if the output signal leads the input signal. Correspondingly, in case that the input signal leads, time difference  $\tau$  will take a negative value through the analysis. The main algorithm of the circuit is presented in (2), where " $T_k$ ", as an outside control word, represents a step function and "a" and "m" are the system parameters. According to (1) and

(2), the circuit has two output variables, which describe its behavior:

$$\tau_{k+1} = \tau_k + TO_k - TI_k \tag{1}$$

$$TO_{k+1} = a \cdot TI_k + T_k + m \cdot \tau_{k+1} \tag{2}$$




Fig. 1. Time relations between all variables of the circuit.

The output variables are  $\tau(k+1) = f[TI(k)]$  and  $TO(k+1) = f[TI(k)]$ . Note that, because of simplicity,  $TO(k)$ ,  $TI(k)$  and  $\tau(k)$  are denoted in the article as  $TO_k$ ,  $TI_k$  and  $\tau_k$ . It is now necessary to find the Z transform of the output variables  $\tau(k+1)$  and  $TO(k+1)$  in order to analyze the properties of the shifter described. The Z transform of (1) and (2) are given by respectively (3) and (4). Time constants  $TO_0$  and  $\tau_0$  are the initial values of the output variables  $TO(k)$  and  $\tau(k)$ , which appear at discrete time  $t_0 = 0$ .

$$z \cdot \tau(z) - z \cdot \tau_0 = \tau(z) + TO(z) - TI(z) \tag{3}$$

$$zTO(z) - zTO_0 = a TI(z) + T(z) + [z\tau(z) - z\tau_0] \cdot m \tag{4}$$

Calculating  $\tau(z)$  from (3) and using it into (4), gives:

$$TO(z) = TI(z) \frac{z(a-m) - a}{z(z-m-1)} + \frac{T(z) \cdot (z-1) + \tau_0 m z + TO_0 z}{z(z-m-1)} \tag{5}$$

In the same way, changing  $TO(z)$  from (5) to (3), gives:

$$\tau(z) = -TI(z) \frac{z-a}{z(z-m-1)} + \frac{T(z) + \tau_0 \cdot z(z-m) + TO_0 \cdot z}{z(z-m-1)} \tag{6}$$

Two transfer functions, presented by (7) and (8), describing the output variables of the shifter in dependence on the input period, can be defined from respectively (5) and (6).

$$H_{TO}(z) = \frac{TO(z)}{TI(z)} = \frac{z(a-m) - a}{z(z-m-1)} \tag{7}$$

$$H_{\tau}(z) = \frac{\tau(z)}{TI(z)} = -\frac{z-a}{z(z-m-1)} \tag{8}$$

A. Step analyzes of the circuit

Step analysis will discover under which conditions the circuit can possess the properties of a time/phase shifter. Providing that the control time function  $T(k)=T=const.$ , let us suppose that a step function,  $TI(k)=TI=const.$ , is applied to the input. If we change the Z transforms  $T(z) = T \cdot z/(z-1)$  and  $TI(z) = TI \cdot z/(z-1)$  into (5) and (6), we will get the Z transform of the output variables for this input. Changing  $T(z)$  and  $TI(z)$  into (5) and using the final value theorem, it is possible to find the

final value of the output period in the time domain as  $TO_{\infty} = \lim TO(k)$  if  $k \rightarrow \infty$ , using  $TO(z)$ , as shown in (9). Applying (9),  $TO_{\infty}$  is calculated as shown in (10). To complete the information about the system properties, it is necessary to determine  $\tau_{\infty}$ , i.e. the final value of  $\tau(k)$ . If  $T(z)$  and  $TI(z)$  are changed into (6), using the final value theorem in the same way like for  $TO_{\infty}$ ,  $\tau_{\infty}$  can be determined using (11). Applying (11),  $\tau_{\infty}$  is calculated and shown in (12).

$$TO_{\infty} = \lim_{z \rightarrow 1} [(z-1) \cdot TO(z)] \tag{9}$$

$$TO_{\infty} = \lim_{k \rightarrow \infty} [TO(k)] = TI \tag{10}$$

$$\tau_{\infty} = \lim_{k \rightarrow \infty} \tau(k) = \lim_{z \rightarrow 1} [(z-1) \cdot \tau(z)] \tag{11}$$

$$\tau_{\infty} = TI(1-a) / m - T / m \tag{12}$$

The expressions (10) and (12) are valued only if the shifter is the stable system i.e. if  $|z_1| < 1$  and  $|z_2| < 1$ , where  $z_1$  and  $z_2$  are the poles of the transfer function  $H_{TO}(z)$  or  $H_{\tau}(z)$ , given by (7) and (8). Since  $z_1 = 0$ , and  $z_2 = 1+m$ , it yields that the shifter is the stable system if (13) is satisfied. According to (10) and (12), it follows that the described shifter possesses the properties of a PLL. This conclusion comes out from the facts that the output period  $TO_{\infty}$ , for the stable system, equalizes the input period and that the time difference  $\tau_{\infty}$  does not depend on the initial conditions  $\tau_0$  and  $TO_0$ .

$$-2 < m < 0 \tag{13}$$

B. The time and/or phase shifting

Looking at (12), we can notice that total value of  $\tau_{\infty}$  consists of two parts. The first one is  $TI(1-a)/m$ . The term  $(1-a)/m$  indicates the portion of a period  $TI$ , or the number of periods  $TI$ , for which the input pulse rate is phase shifted. According to its nature, the first part represents the phase shifting. The system stability does not depend on the parameter "a", so that the value of either positive or negative phase shifting is unlimited. The second part is equal to  $-T/m$ . It represents the pure time shifting, which is controlled by "T". It can also be either positive or negative. Since control word "T" does not affect on the system stability, this kind of shifting can be also unlimited. So, two kinds of shifting can be generated simultaneously. But they can be also generated separately. If  $a=1$ , the first part in (12) does not take part in the shifting. At the same time, if control time function  $T=0$ , the second part in (12) has no effect on the shifting.

To prove the correctness of the previous analysis, simulations of the shifter functioning are presented. At the same time, the simulations are employed to enable a further insight into the procedure and into the physical meaning of the variables described. The simulations are also used to discover additional properties and possible efficient applications of the shifter. All discrete values in simulations were merged to form continuous curves. Note that all variables in the following diagrams were presented in time units. The time unit can be,  $\mu\text{sec}$ ,  $\text{msec}$  or any other, but assuming the same time units for  $TI$ ,  $TO$ ,  $\tau$  and  $T$ . It was more suitable to use just "time unit" or abbreviated "t.u." in the text. It was more convenient to omit the indication "t.u." in diagrams. All simulations were made by Matlab, using (1) and (2).

Let us first consider the time shifting, taking  $a=1$ . The locking procedure of the shifter is considered for three cases in Figure 2. The input is a step function  $TI = 10$  t.u. The parameter "m" and control word "T" are chosen carefully in order to demonstrate the different properties of the shifter. All values of "m" and "T", as well as the values of the initial conditions  $TO_0$  and  $\tau_0$  are presented in Figure 2. It can be seen in Figure 2a, that for any value of "m" satisfying (13), the output period tends to the input period, but the transition time depends on the value of "m". For case Nr. 2, ( $m=-1$ ) the shifter is extremely fast. It reaches the stable state for only two steps. For case Nr. 1, ( $m=-0.85$ ), and case Nr. 3 ( $m=-1.2$ ), the shifter takes longer time to reach the stable state. The conclusion is that the greater deviation of parameter "m", with respect to  $m=-1$ , provides longer transition time of the shifter. Note that for all three cases, the calculation of  $\tau_{\infty}=-T/m$  agrees with  $\tau_{\infty}$  which can be seen on the simulated curves. For instance for case Nr. 2,  $\tau_{\infty}=-T/m=(-3)/-1=3$ . The same result can be seen in Figure 2a. This agreement confirms the correctness of the simulation results and the correctness of the whole approach.




Fig. 2. Time shifting ( $a=1$  for all of three cases): a. The output period tends to the input period and the final value of time difference  $\tau_{\infty} = -T/m$ , b. The case Nr. 3, in Figure 2a, is presented in the real time form. All periods of Sin, Sop and time differences  $\tau_k$  are calculated, showing the real time relation between them. For this case,  $T=0$  ( $\tau_{\infty}=0$ ) and the shifter functions as a classic PLL.

The merged discrete values for case Nr. 3, representing the output variables  $TO_3$  and  $\tau_3$  in Figure 2a, are shown in real time, in Figure 2b. This presentation, in forms of pulse rates, exhibits the real time relations between all input and output variables. It also helps to better understand the physical meaning of the simulated curves. The calculated values of all variables are shown for every step. All values are taken from the simulation results, but they can be calculated manually, step by step, using (1) and (2). According to the mathematical analyzes and simulation results obtained, the shifter functions as classic

PLL for  $T=0$  and  $a=1$ . The negative values of the time differences  $\tau_k$  are shaded in Figure 2b.

Let us now consider the properties of the circuit in case that it functions as the phase shifter. In this case, according to (12),  $T=0$  and  $\tau_{\infty} = TI(1-a)/m$ . The locking procedure of the shifter is simulated for three cases in Figure 3. The input is the step function  $TI = 10$  t.u. All values of "m" and "a", as well as the values of the initial conditions  $TO_0$  and  $\tau_0$  are presented in Figure 3. It can be seen in Figure 3a, that the role of parameter "m" is not changed. For any value of parameter "m" satisfying (13), the output period tends to the input period, but the transition time depends on the value of the parameter "m". For case Nr. 2, ( $m=-1$ ) the shifter reaches the stable state for only two steps. The conclusion is the same as in the case of the time shifter. The greater deviation of parameter "m", with respect to  $m=-1$ , provides longer transition time of the shifter. Although the parameter "m" affects  $\tau_{\infty}$ , it is much more convenient to use "a" for the phase shifting. For case Nr. 2,  $a=1$  and  $\tau_{2\infty}=0$ , regardless of the values of "m". In this case phase shifter functions as a classic PLL. For case Nr. 1,  $a=1.16$  ( $a > 1$ ) and  $\tau_{1\infty} = TI(1-a)/m = 2$  t.u. The same result for  $\tau_{1\infty}$  can be seen in Figure 3b. For case Nr. 3,  $a=0.75$  ( $a < 1$ ) and  $\tau_{3\infty} = TI(1-a)/m = -2$  t.u. The same result can be also seen in Figure 3b.




Fig. 3. Phase shifting ( $T=0$  for all of three cases) in the function of parameters "m" and "a": a. The output period tends to the input period, b. The final value of time difference  $\tau_{\infty} = TI(1-a)/m$ , c. The final value of the phase shifting is  $Ph_{\infty} = 2\pi \tau_{\infty} / TO_{\infty} [\text{rad}] = 2\pi(1-a)/m [\text{rad}]$ .

This agreement confirms the correctness of the simulation results and the correctness of the mathematical approach. We can now reach the general conclusion about the influence of parameter "a" to the phase shifting. If  $a > 1$ , the phase shifting is positive. If however  $a < 1$ , the phase shifting is negative. Since the parameter "a" does not affect the stability of the system, both of them, the positive and the negative shifting can be unlimited. The only limitation is the capacity of the circuits which are built in the shifter. The general expression for the phase shifting, for both, the time and the phase shifter, can be

expressed as  $Ph_{\infty} = 2\pi \tau_{\infty}/TO_{\infty}$  [rad]. Changing  $\tau_{\infty}=TI(1-a)/m$  for the phase shifter, and taking in account that for the stable shifter  $TI=TO_{\infty}$ , the expression turns into  $Ph_{\infty} = 2\pi(1-a)/m$  [rad]. The transition state, as well the stable state, for all of three cases of the phase shifting are presented in Figure 3c. According to the previous expression,  $Ph1_{\infty}=2\pi(1-1.16)/(-0.8)=1.25$  [rad],  $Ph2_{\infty}=2\pi(1-1)/(-1)=0$  [rad] and  $Ph3_{\infty}=2\pi(1-0.75)/(-1.25)=-1.25$  [rad]. All of calculated results agree with the simulated ones, shown in Figure 3c.

C. The shifting in case when the input is a ramp function

Besides the described shifting for the case when the input period is a step function, the time shifter ( $a=1$ ) can be used for the shifting of an input pulse rate, whose period is a ramp function. To illustrate this ability, let us determine the well known velocity error, providing that the input period is the ramp function  $TI(k)=TI_V(k)=p \cdot k$ , where "p" is a time constant. The definition of velocity error is  $K_V=\lim[TO_V(k)-TI_V(k)]$  for  $k \rightarrow \infty$ . One more convenient expression for velocity error is  $K_V = \lim TI_V(k)[H_{TO}(k)-1]$  for  $k \rightarrow \infty$ , where  $H_{TO}(k)$  is the transfer function given by (7). Taking  $a=1$  and using the previous expression and Z transform of velocity function  $TI(z)=TI_V(z)=Z(p \cdot k)=pz/(z-1)^2$ , it can be found out that  $K_V = 0$ . This means that the output of the shifter is capable to track the ramp input, without an error.

In order to consider the shifting abilities of the circuit, let us now determine the behaviour of  $\tau_V(k)$  for the velocity (ramp) input, if  $k \rightarrow \infty$ . Using the final value theorem,  $\tau_{V\infty}=\lim \tau_V(k)_{k \rightarrow \infty}$  is calculated using  $\tau_V(z)$  and shown in (14). The expression  $\tau_V(z)$  is get out by the substitution of  $TI(z)=TI_V(z)$  in (6) and taking  $a=1$ . According to (14),  $\tau_{V\infty}$  is the time constant, which does not depend on the initial conditions. Besides the parameters "m" and "T",  $\tau_{V\infty}$  depends on the time constant "p",

$$\tau_{V\infty} = \lim[(z-1)\tau_V(z)]_{z \rightarrow 1} = (p - T) / m \quad (14)$$

which is the slope of the ramp input function. It means the time shifting of the output pulses can be controlled by the control word "T". If  $T > p$ ,  $\tau_{V\infty} > 0$  and the output pulse leads in time, just like in Figure 1. If however  $T < p$ ,  $\tau_{V\infty}$  is negative and the output pulse is delayed in time, in comparison with the corresponding input pulse. It comes out that if  $T=p$ ,  $\tau_{V\infty} = 0$ , i.e. the shifter functions as classic PLL, reducing the phase difference to zero, even for the ramp input function. To check the correctness of the obtained results, the simulations of  $TO(k)$  and  $\tau(k)$  for the velocity input  $TI_k=(10+4 \cdot k)$  t.u. are shown in Figure 4. Three cases for different parameters "m" and "T" are presented. All initial conditions and final values are shown in Figure 4. For all of cases in Figure 4a, the output periods track the input periods without an error. That means  $K_V = 0$ , which agrees with the previous theoretical conclusion. Note that the shifter takes only two steps to reach the stable state for  $m=-1$ , regardless of the fact that the input is the ramp function. For all cases in Figure 4b, time differences tends to the time constant " $(p-T)/m$ ", given by (14), proving the correctness of the mathematical analyses. For case Nr. 2,  $T=p=4$  t.u. and according to (14),  $\tau_{V2\infty} = 0$ . That means the shifter predicts and generates the output period which is completely synchronized with the input pulses, even for the case when the input is a ramp function. For case Nr. 1,

$\tau_{V1\infty}=(p-T)/m=(4-7.75)/(-0.75)=5$  t.u. For case Nr. 3,  $\tau_{V3\infty}=(p-T)/m=[4-(-2)]/(-1.25)=-4.8$  t.u. The calculated results agree with the simulated ones, shown in Figure 4b. Cases Nr. 1 and Nr. 3 prove that the shifter is able to generate both positive and negative shifting of the pulses of a ramp input, depending on the parameter "T". For case Nr.1  $T > p$  ( $\tau_{V\infty} > 0$ ), the output pulses lead for  $\tau_{V\infty}$  in comparison with the input pulses. For the case Nr. 3,  $T < p$  ( $\tau_{V\infty} < 0$ ), the output pulses are delayed for  $\tau_{V\infty}$  in comparison with the input pulses.




Fig. 4. The time shifting of the ramp input function ( $a=1$ ): a. The output periods, for all of three cases, track the input periods without an error,  $K_V=0$ , b. The time shiftings tend to the time differences  $\tau_{V\infty}$ , given by eq. (14).

III. REALIZATION OF THE SHIFTER

According to the results obtained, the optimum value of "m" for the shifting applications, is  $m=-1$ . Firstly, the shifter is the fastest for  $m=-1$  and secondly the realization of the shifter is much simpler if  $m=-1$ . For some other applications, where it is necessary to adapt the locking speed, different values of "m" can be required. Taking  $m=-1$ , and changing  $a=f_a/f_c$ , where  $f_a$  and  $f_c$  are the clock frequencies, (2) turns into (15). According to (15),  $T_k$  and  $\tau_{k+1}$  are measured by the clock period  $t_c=1/f_c$ ,  $TI_k$  is measured by the clock period  $t_a=1/f_a$  and  $TO_{k+1}$  is generated by the clock period  $t_c=1/f_c$ . The principal scheme of the realization, corresponding to (15) is shown in Figure 5.

$$f_c \cdot TO_{k+1} = f_a \cdot TI_k + f_c \cdot T_k - f_c \cdot \tau_{k+1} \quad (15)$$




Fig. 5. The principal scheme of the phase shifter

The shifter consists of a Recursive Calculation Module (RCM) and a Programmable Period Generator (PPG). RCM calculates  $TO_{k+1}$  and PPG generates the output period at the next step. PPG was described in detail in [1-9]. The realization of RCM depends on the type of algorithm, but the realization of

RCM according to (15), can be easily performed using the technique described in [1-9]. According to the previous conclusions, if  $f_a=f_c$  ( $a=1$ ), the circuit functions as time shifter. If however  $f_a$  is not equal to  $f_c$  and  $T_k=0$ , the circuit functions as the phase shifter. One eight bits shifter was realized by standard integrated circuits for  $a=1$  ( $f_a=f_c$ ),  $T=0$  and  $m=-1$ . The input period, shown in Figure 6, is the step function  $TI=1$  [ms], corresponding to the frequency of 1[kHz]. The clock frequency  $f_c=6$  [kHz], so that the ratio  $TI/t_c=6$ . The oscilloscope picture of the voltage waveforms, shown in Figure 6, was taken when the shifter was in the stable state. In accordance with the chosen parameters, the shifter functions as a classic PLL, striving to reduce the time difference to zero. However, that is not possible because the ratio  $TI/t_c$  is very small. The ratio  $TI/t_c$  is chosen intentionally small to enable the visibility of  $\tau_{\infty+}$  and  $\tau_{\infty-}$  and to provide the evidence of the whole physical process. In accordance with the chosen parameters, the time difference  $\tau_{\infty}$  is changing the sign at every step. If  $TI/t_c$  increases, the widths of  $\tau_{\infty+}$  and  $\tau_{\infty-}$  would decrease and tend to zero. It can also be seen in Figure 6 that whenever two pulses of  $S_{op}$  occur during a period  $TI$ , it means that  $TI > TO$ , and the coming " $\tau_{\infty}$ " is negative. If two pulses of  $S_{in}$  comes during a period  $TO$ , it means that  $TO > TI$ , and the coming " $\tau_{\infty}$ " is positive. The previous explanations, at the same time, contribute to the understanding of the principles of the shifter functioning.




Fig. 6. The shifter is in the stable state. It functions as PLL ( $a=1$ ,  $m=-1$ ,  $T=0$ ). The ratio  $TI/t_c$  is only about six and the time differences  $\tau_{\infty+}$  and  $\tau_{\infty-}$  are visible. If  $TI/t_c$  increases, the time differences tend to zero.

#### IV. CONCLUSION

The description and illustration of the realized shifter represent one additional contribution to the shifters described in [1, 2]. The presented theoretical approach in whole, also represents the contribution to the field of TRP. It was demonstrated that besides the processing of the input and output periods and the time differences between them, an additional control function can take part in the calculation of the output period. In dependence on the type of the control function, the shifter takes new properties. For instance, it was shown that if the additional control function is a step function, the shifter is able to provide the proper shifting even in case the input period is a ramp function. This example indicates that, using this approach, it is possible to develop new additional applications of the circuits and systems based on TRP.

In comparison with the shifters described in [1, 2], this shifter provide important advantages consisting of the better functionality and the wider applicability. Firstly, unlike the mentioned shifters, this time shifter provides both the time shifting and the phase shifting. Secondly, the time shifting does

not depend on the input period, so that the desired value of either positive or negative shifting is directly proportional to the outside control word. This property significantly facilitates its practical realization and its practical usage. Thirdly, this shifter can generate either a positive or negative shifting of the input pulse signal, even in case the input period is a ramp function. This feature provides a much wider field of application.

It was shown that if  $T = 0$ , the shifter can function exactly as classic PLL, which has already found a number of applications. The analysis and simulations showed that this phase shifter is extremely fast if  $m=-1$ . In this case, the shifter takes only two steps to reach the stable state. Changing  $m$  in range of  $-2$  to  $0$ , it is possible to adapt a transient time of the shifter to the required application. The precision of the phase shifting can be extremely high. It is limited however by the speed of the used integrated circuits, since it depends on relation  $TI/t_c$ . A higher  $TI/t_c$  relation provides a higher shifting resolution. Generally, the shifting band can be as large as necessary. However, the capacity of the built-in up-down counters must be large enough to satisfy the requirements for the shifting band and the shifter resolution. The identity of the analytical and simulation results, in every step, proves the correctness of the entire theoretical approach, as well as the validity of the obtained results.

#### REFERENCES

- [1] D. Perisic, M. Perisic, S. Rankov, "Phase shifter based on a Recursive Phase Locked Loop of the second order", *Rev. Roum. Sci. Techn.–Electrotechn. et Energ.*, Vol. 59, No. 4, pp. 391–400, 2014
- [2] D. Perisic, A. Zoric, D. Babic, D. Perisic, "Recursive PLL of the First Order", *Przeglad Elektrotechniczny*, Vol. 89, No.7, pp. 50-53, 2013
- [3] D. Perisic, A. Zoric, S. Obradovic, D. Perisic, "FLL as digital period synthesizer based on Binary Rate Multiplier control", *Przeglad Elektrotechniczny*, Vol. 89, No. 1a, pp. 145-148, 2013
- [4] D. Perisic, M. Bojovic, "Multipurpose Time Recursive PLL ", *Rev. Roum. Sci. Techn.–Electrotechn. et Energ.*, Vol. 61, No. 3, pp. 283–288, 2016
- [5] D. Perisic, A. Zoric, M. Perisic, D. Mitic, "Analysis and Application of FLL based on the Processing of the Input and Output Periods", *Automatika*, Vol. 57, pp. 230–238, 2016
- [6] D. Perisic, M. Perisic, D. Mitic, M. Vasic "Time Recursive Frequency Locked Loop for the tracking applications", *Rev. Roum. Sci. Techn.–Electrotechn. et Energ.*, Vol. 60, No. 2, pp. 195–203, 2015
- [7] D. Perisic, A. Zoric, M. Perisic, V. Arsenovic, L. Lazic "Recursive PLL based on the Measurement and Processing of Time", *Elektronika ir Elektrotechnika*, Vol. 20, No. 5, pp. 33-36, 2014
- [8] D. Perisic, A. Zoric, D. Babic, D. Perisic, "Decoding and Prediction of Energy state in Consumption control", *Rev. Roum. Sci. Techn.–Electrotechn. et Energ.*, Vol. 58, No. 3, pp. 263–272, 2013
- [9] D. Perisic, A. Zoric, S. Obradovic, S. Spalevic, "Application of Frequency Locked Loop in Consumption Peak Load Control", *Przeglad Elektrotechniczny*, Vol. 88, No. 1b, pp. 264-267, 2012
- [10] R. N. Dean, A. K. Rane, "Digital Frequency-Locked Loop System for Capacitance Measurement", *IEEE Transactions on Instrumentation and Measurement*, Vol. 62, No. 4, pp. 777-784, 2013
- [11] M. Abdul-Niby, M. Alameen, H.Baitie, "A Simple Phase Shifting Technique for an Injection Locked Oscillator" *Engineering, Technology & Applied Science Research*, Vol. 6, No. 6, pp. 1303-1306, 2016
- [12] D. Jovcic, "Phase locked loop system for FACTS", *IEEE Transactions on Power Systems*, Vol. 18, No. 3, pp. 2116-2124, 2003

- [13] D. Abramovich, "Phase-locked loops: a control centric tutorial", American Control Conference, Vol 1, pp. 1-15, USA, November 07, 2002
- [14] A. S. N. Mokhtar, M. B. I. Raez, M. Marufuzzaman, M. A. M. Ali, "Hardware implementation of a high speed inverse park transformation using cordic and pll for foc brushless servo drive", Elektronika ir Elektrotechnika, Vol. 19, No. 3, pp. 23-26, 2013
- [15] M. Pastor, J. Dudric, "Grid-tied 15-level Cascade Inverter with Predictive Current Control", Elektronika ir Elektrotechnika, Vol 18, No. 9, pp. 19-22, 2012
- [16] G. Bianchi, Phase-Locked Loop Synthesizer Simulation, Ne-Hill, Inc. New York, USA, 2005
- [17] R. Vich, Z Transform Theory and Application (Mathematics and Applications), Springer, 1987
- [18] D. B. Tablot, Frequency Acquisition Techniques for Phase Locked Loops, Wiley-IEEE Press, 2012

## ACKNOWLEDGEMENT

This article was supported by the Ministry of Science and Technology of the Republic of Serbia within the project TR 32047.

## AUTHORS PROFILE

**Djordje Perisic** was born in Atenica near Cacak, Serbia in 1943. He graduated from the Faculty of Electrical Engineering in Belgrade in 1967. Through an English government scholarship, he received an M.Sc. from the Cranfield Institute of Technology, England in 1976. He received a Ph.D. at the Technical Academy in Zagreb in 1983. After that he was awarded twice the Fulbright and once the Humboldt scholarship. He was awarded the "Tesla's award", the highest

Yugoslav recognition for contributions to the field of natural sciences, from the Serbian Academy of Sciences in 1996. In 2003, as the dean of the faculty, he founded the first study programs for the Faculty of Information Technology at SPU. In 2013 he was elected a professor emeritus. His current research interests include the development of new approaches to electronic circuits and systems combining electronics, system theory and other fields. During last five years he has published fifteen papers in SCI list journals and about 40 additional papers of international importance.

**Miroslav Bojovic** was born in 1957. All his formal education, including the Ph.D. (1989) are from the Faculty of Electrical Engineering, University of Belgrade, Serbia. He realized the specialization at the faculty of Computer Science Department, UCLA, Los Angeles, USA, during 1988 and 1989. As a Head of the Computer Science Department at the Faculty, he is currently engaged as a professor at the Faculty of Electrical Engineering in Belgrade in the field of Database management System and Software Engineering and as a project leader of many projects in Software engineering. One of his projects "MobilePDR" was awarded as the best software product in USA in the field of medical information systems in 2004. As a software product, it has been referenced in more than 100,000 different publications, all over the world.