

A Novel Neutral Point Clamped Full-Bridge Topology for Transformerless Photovoltaic Grid-Connected Inverters

Majid Pakdel

Department of Electrical Engineering
University of Zanjan
Zanjan, Iran
pakdel@znu.ac.ir

Saeid Jalilzadeh

Department of Electrical Engineering
University of Zanjan
Zanjan, Iran
jalilzadeh@znu.ac.ir

Abstract—This paper presents a novel neutral point clamped full-bridge topology for transformerless photovoltaic grid-tied inverters. Transformerless grid-connected inverters have been used widely in recent years since they offer higher efficiency and lower costs. Ground leakage current suppression is the main issue which should be considered carefully in transformerless photovoltaic grid-connected inverters. Among different methods used to decline ground leakage current, neutral point clamped (NPC) topologies are considered more useful and effective. In NPC topologies, the short-circuited output voltage at the freewheeling period is clamped to the middle of the DC bus voltage. Therefore, the common-mode voltage (CM) will be constant at the whole switching period. Various NPC topologies such as H6 [1], HB-ZVR [2], oH5 [3], and PN-NPC [4] have been proposed. In this paper, a novel NPC topology is proposed which has lower power losses and higher efficiency over previous topologies. Furthermore, the proposed NPC topology exhibits a similar ground leakage current with the PN-NPC topology. The proposed NPC topology is analyzed theoretically using simulation studies and an experimental prototype is provided to verify theoretical analysis and simulation studies.

Keywords—common-mode voltage (CMV); grid-connected inverter; ground leakage current; neutral point clamped (NPC) topology; photovoltaic (PV) generation system

I. INTRODUCTION

Due to the limit reservation of fossil fuels such as oil, coal, gas, etc. tendency to exploiting of renewable energy resources such as solar and wind energies have been growing rapidly worldwide. With recent reduction in prices of photovoltaic (PV) array modules and due to the excessive advancement of power electronics devices and technologies, grid-connected PV inverters have been playing an important role in distributed generation systems. Most of PV grid-connected inverters are designed with galvanic isolation using a bulky low frequency transformer connected to the grid voltage. Nevertheless of not flowing ground leakage current in a grid-tied inverter with the galvanic isolation, however, the total price and space required to the grid-connected inverter will be very high as well as its efficiency will be very low. To overcome these drawbacks, transformerless grid-tied inverters have been introduced.

Among the different methods used to decline ground leakage current, neutral point clamped (NPC) topologies are considered more useful and effective. In NPC topologies, the short circuited output voltage at the freewheeling period is clamped to the middle of the DC bus voltage. Therefore, the common-mode voltage (CM) will be constant at the whole switching period. Various NPC topologies such as H6 [1], HB-ZVR [2], oH5 [3], and PN-NPC [4] have been proposed. Various topologies have been proposed for the reduction of ground leakage current in transformerless grid-tied inverters [5-19]. In this paper, a novel NPC topology is proposed which has lower power losses and higher efficiency over previous topologies. Furthermore, the proposed NPC topology exhibits similar ground leakage current with the PN-NPC topology. The proposed NPC topology is analyzed theoretically using simulation studies and an experimental prototype is provided to verify theoretical and simulation studies.

The main disadvantage of a transformerless grid-tied inverter is that ground leakage current is produced because of common-mode voltage variations in switching periods. The common-mode and differential-mode in a transformerless grid-tied inverter are defined as follows [6]:

$$V_{CM} = \frac{1}{2}(V_{AN} + V_{BN}) \quad (1)$$

$$V_{DM} = V_{AN} - V_{BN} \quad (2)$$

Therefore, we have the following equations [6]:

$$V_{AN} = \frac{1}{2}V_{CM} + V_{DM} \quad (3)$$

$$V_{BN} = \frac{1}{2}V_{CM} - V_{DM} \quad (4)$$

Furthermore, using the Thevenin's theorem, the common-mode (CM) voltage equivalent circuit which produces the ground leakage current can be constructed, from which the total CM voltage is calculated as follows [6]:

$$V_{iCM} = V_{CM} + \frac{V_{DM}}{2} \left(\frac{L_B - L_A}{L_B + L_A} \right) \quad (5)$$

Usually, $L_A = L_B$, therefore, the following relation is satisfied:

$$V_{iCM} = V_{CM} = \frac{1}{2}(V_{AN} + V_{BN}) = Const. \quad (6)$$

Leakage current standard according to VDE 0126-1-1 is depicted in Table I.

TABLE I. LEAKAGE CURRENT STANDARD ACCORDING TO VDE 0126-1-1

Leakage Current Value (mA)	Disconnection Time (s)
30	0.3
60	0.15
100	0.04

II. NEUTRAL POINT CLAMPED FULL-BRIDGE TOPOLOGIES

In neutral point clamped (NPC) full-bridge topologies, the short circuited output voltage at freewheeling period is clamped to the middle of the DC bus voltage. Therefore, the common-mode (CM) voltage will be constant in the whole switching period. The H6 [1] topology consists of two switches and a bidirectional branch with a capacitive divider and two diodes which clamp the CM voltage to the half of input DC voltage. In this topology, the leakage current suppression is only dependent to the turn on speed of clamping diodes. A main drawback of this topology is its higher conducting losses. Since, the inductor current flows through four switches in active mode. Another NPC full-bridge topology with AC bypass is the HB-ZVR topology [2]. In this topology, the short circuited output voltage at the freewheeling period is clamped to the middle of the DC bus voltage using a diode rectifier and a bidirectional switch. To prevent short circuiting of the lower capacitor in the capacitive divider, a diode is added. Neutral point clamping condition is provided by short circuiting of inverter output in freewheeling period. The main drawback of this topology is that clamping using a diode is done when the freewheeling voltage is greater than the middle point of input DC bus. Therefore, the variations of CM voltage in reverse condition will happen. In case of the oH5 topology [3], the main disadvantage of this topology is that the inductor current flows through three switches in active mode; therefore, there will be more conducting losses. The last NPC topology is the PN-NPC topology [4]. In this topology, two switching cells i.e. positive neutral point clamped (P-NPC) cell and negative neutral point clamped (N-NPC) are combined to make the PN-NPC topology. The operation principle of PN-NPC topology is similar to H6 topology. The CM voltage is kept constant at half of the input DC voltage. The main drawback of this topology is the existence of high number of switches and higher conductive losses since, in the worst condition the inductor current flows through four switches in the active mode.

III. PROPOSED NEUTRAL POINT CLAMPED FULL-BRIDGE TOPOLOGY

A variant NPC full-bridge topology with its modulation strategy is proposed in this paper. The proposed topology and the control circuit for generating the drive signals are illustrated in Figures 1 and 2. The main idea is clamping the short circuit output voltage at the freewheeling period to the middle of the

DC input voltage. The control and modulation strategy for triggering the power switches is as follows: during the positive half cycle, the power switches Q1 and Q4 are turned on and turned off with switching frequency (Q2, Q3 and Q5 are off). When both Q1 and Q4 are turned off, the power switch Q6 is turned on and vice versa i.e. while Q1 and Q4 are turned on, Q6 is turned off (with the switching frequency).




Fig. 1. Proposed single phase transformerless NPC topology




Fig. 2. Control and modulation circuit of proposed NPC topology

Therefore, in active mode (during positive half cycle) the current flows in the route Q1-L1-Vg-L2-Q4. During the freewheeling period, the current flows in the route Q6-L1-Vg-L2-D5. As a result, the CM voltage is clamped to the half of the DC input voltage. Therefore the ground leakage current is decreased significantly. During the negative half cycle, the power switches Q2 and Q3 are turned on and turned off with switching frequency (Q1, Q4 and Q6 are off). When both Q2 and Q3 are turned off, the power switch Q5 is turned on and vice versa i.e. while Q2 and Q3 are turned on, Q5 is turned off (with switching frequency). Therefore, in active mode (during negative half cycle) the current flows in the route Q3-L2-Vg-L1-Q2. During the freewheeling period, the current flows in the route Q5-L2-Vg-L1-D6. As a result, the CM voltage is clamped to the half of input DC voltage. Therefore, the ground leakage current is declined significantly. The analysis of the CM equivalent circuit for the proposed topology to obtain the CM voltage which is defined in (6) as the sum of output terminal voltages to the NPC, the following relation is satisfied:

$$V_{CM} = \frac{V_{AZ} + V_{BZ}}{2} \quad (7)$$

The CM voltage related to the positive, negative and neutral vectors can be portrayed as follows:

$$\text{Positive: } V_{CM} = \frac{V_{AZ} + V_{BZ}}{2} = \frac{V_{DC} + 0}{2} = \frac{V_{DC}}{2} \quad (8)$$

$$\text{Neutral: } V_{CM} = \frac{V_{AZ} + V_{BZ}}{2} = \frac{V_{DC}/2 + V_{DC}/2}{2} = \frac{V_{DC}}{2} \quad (9)$$

$$\text{Negative: } V_{CM} = \frac{V_{AZ} + V_{BZ}}{2} = \frac{0 + V_{DC}}{2} = \frac{V_{DC}}{2} \quad (10)$$

As illustrated in equations (8) to (10), the CM voltage remains constant in different switching conditions. Therefore, a very small ground leakage current should be expected to flow through PV stray capacitors.

IV. SIMULATION RESULTS

The proposed topology and control strategy were tested by simulation analysis with the parameters illustrated in Table II. Load current, the voltage measured between the grid terminal and ground (Leakage Voltage) and the leakage current are shown in Figures 3-5 respectively. As shown, the load current is very close to a sinusoidal waveform which leads to a low dv/dt. It means that the leakage current will be low as depicted in the Figure 5. Therefore, the maximum leakage current is below 100 mA that comply with the standard DIN VDE 0126-1-1 as pointed in Table I.

V. EXPERIMENTAL RESULTS

An experimental prototype of the proposed grid tied inverter was made and its operation was tested as depicted in Figure 6. The inverter output voltage and its ground leakage current are shown in Figure 7. As illustrated in Figure 7, the ground leakage peak current same as the simulation result is below 100 mA that comply with the standard DIN VDE 0126-1-1 mentioned in Table I.

VI. CONCLUSION

A novel neutral point clamped full-bridge topology was proposed for transformerless photovoltaic grid-tied inverters. Transformerless grid-connected inverters have been using widely nowadays since, they offer higher efficiency and lower economic cost. Ground leakage current suppression is the main issue that should be considered in transformerless photovoltaic grid-connected inverters. Different methods have been employed to reduce ground leakage current in grid tied inverters. Neutral point clamped (NPC) topologies are considered more useful and effective. In NPC topologies, the short-circuited output voltage at the freewheeling period is clamped to the middle of the DC bus voltage. Therefore, the common-mode voltage (CM) will be constant at the whole switching period resulting to a very small ground leakage current. The proposed NPC topology exhibits a similar ground

leakage current with the PN-NPC topology. The proposed NPC topology was tested using simulation studies and an experimental prototype was also implemented to verify the results.

TABLE II. SIMULATION CIRCUIT PARAMETERS

Circuit Parameters	Values
C_1	10 μ F
C_2	10 μ F
L_1	2.2 μ H
L_2	2.2 μ H
C_3	4.7 μ F
R_g	1 ohm
C_{PV}	1 nF
f_{sw}	50 kHz




Fig. 3. Load current




Fig. 4. Leakage voltage




Fig. 5. Leakage current



Fig. 6. Experimental setup for the proposed grid tied inverter




Fig. 7. Inverter output voltage and its ground leakage current

REFERENCES

- [1] R. Gonzalez, J. Lopez, P. Sanchis, L. Marroyo, "Transformerless inverter for single-phase photovoltaic systems", *IEEE Transactions on Power Electronics*, Vol. 22, No. 10, pp. 693-697, 2007
- [2] T. Kerekes, R. Teodorescu, P. Rodríguez, G. Vázquez, E. Aldabas, "A new high-efficiency single-phase transformerless PV inverter topology", *IEEE Transactions on Industrial Electronics*, Vol. 58, No. 1, pp. 184-191, 2011
- [3] H. Xiao, S. Xie, Y. Chen, R. Huang, "An optimized transformerless photovoltaic grid-connected inverter", *IEEE Transactions on Industrial Electronics*, Vol. 58, No. 5, pp. 1887-1895, 2011
- [4] L. Zhang, K. Sun, L. Feng, H. Wu, Y. Xing, "A family of neutral point clamped full-bridge topologies for transformerless photovoltaic grid-tied inverters", *IEEE Transactions on Power Electronics*, Vol. 28, No. 2, pp. 730-739, 2013
- [5] D. Barater, E. Lorenzani, C. Concarì, G. Franceschini, G. Buticchi, "Recent advances in single-phase transformerless photovoltaic inverters", *IET Renewable Power Generation*, Vol. 10, No. 2, pp. 260-273, 2016
- [6] M. Islam, S. Mekhilef, M. Hasan, "Single phase transformerless inverter topologies for grid-tied photovoltaic system: a review", *Renewable and Sustainable Energy Reviews*, Vol. 45, pp. 69-86, 2015
- [7] M. Victor, F. Greizer, S. Bremicker, U. Hübler, "Method of converting a direct current voltage from a source of direct current voltage, more specifically from a photovoltaic source of direct current voltage, into an alternating current voltage", U.S. Patent 7,411,802, 2008
- [8] S. Christoph, K. Jurgen, "Inverter for transforming a DC voltage into an AC current or an AC voltage", Europe Patent 1, No. 369, p. 985, 2003
- [9] W. Yu, J. S. J. Lai, H. Qian, C. Hutchens, "High-efficiency MOSFET inverter with H6-type configuration for photovoltaic nonisolated AC-module applications", *IEEE Transactions on Power Electronics*, Vol. 26, No. 4, pp. 1253-1260, 2011
- [10] B. Yang, W. Li, Y. Gu, W. Cui, X. He, "Improved transformerless inverter with common-mode leakage current elimination for a photovoltaic grid-connected power system", *IEEE Transactions on Power Electronics*, Vol. 27, No. 2, pp. 752-762, 2012
- [11] B. Gu, J. Dominic, J. S. Lai, C. L. Chen, T. LaBella, B. Chen, "High reliability and efficiency single-phase transformerless inverter for grid-connected photovoltaic systems", *IEEE Transactions on Power Electronics*, Vol. 28, No. 5, pp. 2235-2245, 2013
- [12] S. Bremicker, F. Greizer, M. Victor, "Inverter, more specifically for photovoltaic plants", U.S. Patent 7.843,714, 2010
- [13] M. Xu, L. Zhang, Y. Xing, L. Feng, "A novel H6-type transformerless inverter for grid-connected photovoltaic application", 7th IEEE Conference on Industrial Electronics and Applications (ICIEA), pp. 58-63, 2012
- [14] J. Wang, B. Ji, J. Zhao, J. Yu, "From H4, H5 to H6—Standardization of full-bridge single phase photovoltaic inverter topologies without ground leakage current issue", *IEEE Energy Conversion Congress and Exposition (ECCE)*, pp. 2419-2425, 2012
- [15] J. M. Shen, H. L. Jou, J. C. Wu, "Novel transformerless grid-connected power converter with negative grounding for photovoltaic generation system", *IEEE Transactions on Power Electronics*, Vol. 27, No. 4, pp. 1818-1829, 2012
- [16] D. Dong, F. Luo, D. Boroyevich, P. Mattavelli, "Leakage current reduction in a single-phase bidirectional AC-DC full-bridge inverter", *IEEE Transactions on Power Electronics*, Vol. 27, No. 10, pp. 4281-4291, 2012
- [17] L. Zhang, K. Sun, Y. Xing, M. Xing, "H6 transformerless full-bridge PV grid-tied inverters", *IEEE Transactions on Power Electronics*, Vol. 29, No. 3, pp. 1229-1238, 2014
- [18] W. Cui, B. Yang, Y. Zhao, W. Li, X. He, "A novel single-phase transformerless grid-connected inverter", 37th Annual Conference on IEEE Industrial Electronics Society, pp. 1126-1130, 2011
- [19] S. V. Araujo, P. Zacharias, B. Sahan, "Novel grid-connected non-isolated converters for photovoltaic systems with grounded generator", *IEEE Power Electronics Specialists Conference*, pp. 58-65, June, 2008